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S U M M A R Y
The continuing trend in the development of digital signal processors of increasing 
sophistication using devices of rising levels of integration complexity is not 
without problems. Sometimes the processors fail to perform reliably due to 
errors in manufacture or design. Existing quality assurance techniques generally 
place emphasis on the location or prevention of faults in manufacturing but 
tend to neglect the detection of errors in design. However, errors in design 
often have a far greater effect on the quality and cost of the final product 
than do errors in manufacture.
The introduction of control procedures such as Defence Standard 05-21, has 
attem pted to some extent to address the problem of controlling design but, 
in practice, this does not appear to have made much impact in areas where 
very complex systems are concerned. The problem of ensuring that the design 
process has been carried out adequately is exacerbated in fields- where the 
rate of change of device technology is high. The setting of standards of the 
design often rests entirely with the system designers as they may be the only 
individuals in an organisation who really understand the detail of a particular 
system. Thus, the design may not be thoroughly independently checked and it 
is possible for design errors due to some misunderstanding of requirement or 
shortfall in design, to go undetected until late in the project, by which time 
the error may be very expensive or even impossible to rectify.
This research evaluates the idea of using a design methodology to increase 
the effectiveness and reliability of the design process in achieving low life 
cycle cost. The methodology has been developed and applied during the design 
of a complex high speed digital signal processor.
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C H A P T E R  1
DIGITAL SIGNAL PROCESSING
1.1 Introduction
"Man is a tool using animal -  without tools 
he is nothing - with tools he is all."
Thomas Carlyle, 1795 - 1881
All life, as we know it, depends for survival on sensory information 
being detected, processed and used for control. This requirement has 
resulted in the evolution of highly specialised signal processing organisms, 
the most complex of which appears to be the human brain. It has been 
estimated that the human cerebral cortex contains in excess of 1 0 ^  
nerve cells, (Young, 1979). The ability of the brain to process information 
has led man to invent tools and instruments which can be used to extend 
the natural limits of his signal processing capabilities and to permit him 
to more effectively measure and exert control over his environment.
1.2 Historical Background to Digital Signal Processing
It is possible that numerical processing aids have been used by man 
since he first acquired the concept of number. Perhaps he started by 
using his fingers or other objects to represent quantity. Evidence 
indicates that the abacus type of digital calculator has been in use for 
over U000 years and various semi-automatic numerical processors have 
been devised including those by Pascal, Morland, Leibniz and Babbage. 
(Randell, 1975)
For thousands of years man has also transmitted information digitally, 
using drums, smoke and semaphore. Digital telegraphy became the main 
method of telecommunications in the developed world before the 
invention of the telephone.
The advent of the electronic computer (early 1940s) heralded the rapid 
expansion of the use of digital techniques for automatic signal processing 
that we know today and the latest generation of large computers can 
have memory access capabilities of over 10*® bytes of stored data. 
(C.D.C.,1980) (Levine, 1982)
Terminology
"If you wish to converse with me define your terms."
Voltaire
It seems appropriate, in a study concerning digital signal processor 
design, to define an acceptable meaning for certain terms. -
(a) Signed
A signal is defined as anything that bears information. (Chi- 
Tsong Chen, 1979)
(b) Analogue Signal
An analogue signal represents the analogue of the information in 
both time and amplitude. It is continuous in time (defined a t 
every instant) and is also continuous in amplitude.
(c) Digital Signal
The term digital implies that both time and amplitude are 
quantized. (Rabiner, et al 1972) Common subsets of digital 
signals generally have a low number of states and by far the 
most common of these is the binary or two state subset.
Digital Signal Processing
Initial inspection of literature covering digital techniques has 
revealed variations in the apparently accepted meaning of the 
term 'digital signal processing'. For instance, one dictionary 
defines it as follows:
"The conversion of analogue signals to digital form for computer 
processing in such fields as image enhancement, radar, seizmology 
and speech communications." (Marcus, 1978)
During a literature survey (Dialog, 1980) covering some 300 
references to digital signal processing over the last 10 years, it 
was observed, however, that the term 'digital signal processing' 
is frequently used to represent -
(i) Signal processing using digital techniques
(ii) Processing of digital signals
The accepted meaning of the term, therefore, appears to be 
broader than that implied by the dictionary definition.
Signal processing is generally used for the recovery of information 
contained in a signal and the following fairly broad definition of 
'signal processing' has been suggested:-
"The transformation of the representation of a signal or 
set of data from one form to another." (Benjamin, 1980)
It is proposed that a similarly broad definition be used for digital 
signal processing.
Thus for the purpose of this research, the term 'digital signal 
processing' will be defined as -
"The transformation of the representation of a signal or 
set of data from one digital form to another."
This broader interpretation includes any method of processing of
digital signals and does not necessitate that the signal must always 
originate in analogue form.
It is intended that this research into life cycle cost reduction for 
systems involving digital signal processing, as defined above, be 
applicable to large areas in the present day telecommunications 
and control fields.
Real Time Systems
A great deal of today's signal processing is required to be performed 
in real time (Peled, 1976) and the high processing speed required for
this is often beyond the limits available from general purpose digital
computers. It is usual, in such cases, to produce special purpose systems 
with dedicated hardware tailor-made to meet the requirements of these 
applications. Much of the high speed signal processing has, in the past, 
been carried out using analogue methods but the continued progress in 
digital techniques, stimulated over the past 20 years by digital computer 
requirements, has resulted in cost effective solutions becoming feasible 
using high speed digital integrated circuitry. This circuitry makes it 
economically possible to perform many real time processing tasks 
digitally. Systems based on LSI hardware are now being used extensively 
for signal processing, utilising digital techniques for filtering, correlation 
and spectral analysis.
High Speed Systems
Fast digital processors for real time operation, typically comprise one 
or more channels of series connected processing blocks as shown in 
Figure 1.1. Multi-channel configurations are frequently adopted to 
enhance speed or when quadrature processing is required. The functional 
blocks, i n  to *mn’ situated between the analogue to digital interface 
A| and the digital to analogue interface Ac» may include digital hardware 
implementations of algorithms for filtering, frequency translation, fourier 
transformation, decimation, etc. Channels 1 to m may or may not 
involve similar sets of functions. These blocks may be interconnected 
for operation with a resolution of typically 12 bits. Some 
implementations may contain a thousand or more integrated circuits 
comprising a mixture of VLSI, LSI, MSI and SSI density devices. The 
speed and power constraints placed on the system may necessitate the 
combined use of technologies such as ECL, shottky TTL, low power 
shottky TTL and CMOS. Some algorithms may involve processes such 
as correlation or convolution. For instance, the output y(kT) of a non­
recursive, N-tap, digital filter is given by the convolution of the input 
sequence and the impulse response as follows:
N-l
y(kT) = c  hnx [(k-n)T]
n=0
In this example, for a cosine symetric set of coefficients a minimum of 
N
— multiplications will be required to be carried out for each input sample. 
2
If these are performed serially then it follows that the processing rate at
N
the multiplier will be -- times the input sample rate and may sometimes
2
exceed the speed limitations of the latest generation of high speed 
multiplier chips. For optimum speed of operation in these circumstances, 
parallel processing and pipelining strategies may be required within the 
major functions.
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The processing rate of such a system is normally controlled by a master 
clock but is often ultimately constrained by the sampling rate limitations 
of the particular analogue to digital conversion device being used. The 
speed requirement for real time operation is usually well beyond the 
capabilities of bus orientated architectures involving micro-processors. 
If micro-processors are used, they will be confined to activities such as 
the easing of the ergonomics at the man/machine interface.
The complete system may well be packaged in a fairly conventional 
manner with plug-in circuit modules mounted in a card frame and 
connections between the modules made via edge connectors on a back 
wiring plane.
Selection of a Digital Approach
The requirement for a DSP system may be realised when market research 
shows that there is a need for a particular system or perhaps a problem 
is encountered which requires a solution.
At some early stage of a project a decision has to be made to determine 
if the implementation should use digital or analogue techniques or a 
combination of the two. There are many applications where analogue 
signal processors can provide acceptable performance at a minimum 
cost. There are also many situations where the performance requirements 
can only be obtained, a t present, by means of digital processing. 
However, there is an area where either technique could be applied. It 
is very important in this situation that the advantages and disadvantages 
of each method be carefully weighed before a commitment is made as 
a mistake in the basic choice of approach can be very costly.
The decision to go digital may be a definite, a priori, requirement from 
the client. He may have previously attempted to use an analogue 
solution unsuccessfully. However, in these circumstances it is usually 
desirable for the designer to carry out a thorough analysis to select the 
optimum solution. There may be other reasons for requiring a digital 
solution, perhaps purely prestigious, say to enhance marketability or to 
investigate an approach previously untried. (Howser, 1974) Frequently 
where there is no pre-requisite to use a digital approach the decision 
is made as a result of a feasibility study.
1.7 Reasons for Using Digital Systems
In many situations an analogue solution for a real time signal processing 
problem, if feasible, will be preferred for conceptional and
implementation simplicity, low cost, low power requirements, small size 
and low emission of RFI. However, these potential advantages may be 
outweighed by the performance benefits of a digital implementation.
Some of the possible advantages of a digital implementation are as 
follows:-
Systems using digital processing may provide performance capabilities 
which are beyond that obtainable from analogue based systems, 
i.e. precise phase tracking of identical channels can be achieved.
The resolution, accuracy and precision of a digital system can, to a
large extent, be determined by utilising an appropriate number of
data bits.
Error detection and correction can often be accomplished in digital 
systems and signals can be regenerated easily.
Digital components which contain entire subsystems are frequently more 
reliable than their analogue counterparts.
Considerable component param etric drift can be tolerated when digital 
signals are being processed.
Closed loop digital systems can be designed to have guaranteed stability.
Time delays and control sequences can be produced with very high 
precision by using crystal controlled clocks.
Long-term retention of data is easily achieved when digital memories 
are used.
Once signals have been digitised they usually exhibit a high immunity 
to externally generated noise.
The internally generated noise in a digital system is normally fairly 
predictable.
The characteristics of software or firmware controlled digital systems 
such as filters can be readily changed without drastic hardware 
modifications.
System response can sometimes be scaled by simply varying the 
clocking rate.
Time sharing of systems can often considerably reduce the cost of digital 
hardware.
Systems can be replicated more reliably if they are digital and usually 
the expensive calibration cost associated with some analogue processors 
is eliminated.
The cost of complex digital devices appears to be falling more rapidly 
than that for analogue units, especially where the benefits of LSI and 
VLSI techniques are being exploited.
Similarly LSI and VLSI can provide entire digital systems on a chip. 
This is used when either large quantities are required or when it is 
warranted by the specific application, i.e. in the satellite space field.
Digital systems are usually easier than analogue systems to interface 
with host computers and the rapidly expanding range of present day 
automatic test equipment.
Recognition of a Problem
The design and implementation of systems for real time operation using 
high speed digital processing methods necessitates a design approach 
which is different in many ways from that used when applying analogue 
techniques. For instance, with analogue systems, low frequency operation 
is often restricted by problems of drift, stability, etc., while very high 
frequency operation may be favoured by the benefits of system simplicity 
and small size. Digital systems, however, are normally able to function 
reliably at low frequencies but if operated at very high frequencies may 
have to be large in size and may consume a considerable amount of 
power. Thus digital systems design can often benefit by frequency 
minimisation methods using such techniques as baseband conversion, sub- 
nyquist sampling, pipe-lining and parallel processing.
There are many other factors to consider during the design of digital 
systems including the generation. of RFI and heat and if these items 
are neglected during design, then optimal and reliable systems may not 
be realised and sometimes a project failure may result.
Over the last two decades there has been a literature explosion on the 
theoretical aspects of digital signal processing and a t the same time 
numerous publications have been written dealing with the general 
principles of digital signal processor design. (Gold & Rader, 1969) 
(Cappellini <5c Constantinides, 1980) etc.
However, it appears that there is a surprising lack of published material 
addressing the particular problems associated with the design and 
implementation of reliable high speed digital signal processing systems. 
A review of recent publications in digital signal processing (DSP) reveals 
that there is virtually no mention of precautions taken to avoid the 
typical problems which arise during the implementation of theoretical 
designs, yet experience has shown that the. solution of these problems 
during the development stage or later, can often consume a major portion 
of the project cost. The references that do exist are very brief, 
(Antoniou, 1979) for example.
There are possible reasons for the lack of apparent research and 
subsequent publication in this area. It may be that the majority of 
published information comes from institutions such as Universities, where 
theoretical rather than practical aspects have tended to be the norm, 
and therefore the problems are not encountered by those most likely 
to publish.
Another possibility is that the problems are so commonplace th a t they 
are not considered worthy of mention in learned journals. A further 
possibility is that papers do not get written on projects or aspects of 
projects which are subject to failure and that the researchers and 
designers, or their organisations, will rarely wish to admit errors in
design approach. It seems that only when one meets researchers and 
designers face-to-face, are they willing to discuss, informally, the detail 
of problems which have been encountered during the implementation of 
their ideas.
Unfortunately, the absence of published material and lack of quality 
control (Lewis, 1975) in this area means that there is also a lack of 
corrective feedback in the design process. Designs can re-occur with 
a tendency to exhibit the same types of error, time and time again.
Conclusions
If our aim is to obtain the best life cycle value from a digital system, 
then an acceptable performance must be provided for the minimum life 
cycle cost. This will entail the optimisation of the processes of design, 
production and operation.
The purpose of this research is to review the design process as applied 
to high speed digital signal processing systems and to highlight some of 
those essential features, which are often neglected, yet are critical and 
which should be dealt with to avoid serious financial penalties.
It is postulated that it should be possible to evolve guidelines and 
methodologies which will be beneficial in future design. These guidelines 
could be incorporated into a computer aided design (CAD) package which 
could be made adaptable to allow for technological evolution.
C H A P T E R  2
IMPLEMENTATION PROBLEMS
2.1 Introduction
"A fault is sooner found than mended."
Ulpian Fulwell, 1580 
When a fault occurs on a highly sophisticated, one off, communications 
satellite costing a million pounds, its recovery and repair may be 
impossible.
A design fault on a mass produced item, such as a washing machine, 
may incur such a high after-sales servicing cost penalty that all profit 
on the item is erased.
Between these two examples, there is a host of medium complexity 
systems where a failure in design can significantly increase the product’s 
life cycle cost.
2.2 Case Studies
Over a period of some 20 years, many situations have been observed 
where digital systems have been designed and implemented but have 
either failed to meet operational requirements or have presented severe 
or costly difficulties during the development or commissioning stages. 
Generally this has been due to a shortfall in the design process.
It does seem that as systems become more complex, there is a definite 
tendency for the number of implementation problems to increase.
The following case studies illustrate typical situations.
2.2.1 Case Study 1 (1962)
This example concerns a digital processing system for controlling the 
operation of a high speed lift installation. The complex comprised an 
interconnected four car group traversing some 18 floors. This system 
was larger than any previously undertaken by the particular lift 
manufacturing company.
The system was designed, built and installed. Normal teething troubles 
arose but were solved and the installation was handed over to the Client.
Four weeks after completion of the commissioning phase, problems 
started to occur and service call-outs became very frequent. The 
customer complained that at virtually no time was the system fully 
operational. The situation worsened and it became necessary to employ 
a maintenance engineer to service the system overnight in order to 
provide a reasonable chance of acceptable performance being achieved 
during the day. The main problems were apparently due to electro­
mechanical logic devices becoming faulty. The maintenance engineer 
found that only by regularly cleaning logic relay contacts could the 
frequency of breakdowns be reduced.
Unfortunately, this remedial action, using full-time maintenance 
personnel, was a very expensive process for the Lift Company. The 
Author was then called in to investigate the possibility of improving 
the reliability of the system.
A simple reliability analysis was carried out based on the reliability 
of previous systems and it became apparent that the problem was 
inherent with the logic devices. This problem should have been predicted 
when the larger system was being designed. The final outcome was 
the recommendation by the Author tha t as much of the system as 
possible should be converted to solid s ta te  logic. All future systems 
of this complexity were, in fact, built using discrete resistor transistor 
logic and reliability was no longer a problem.
This example illustrates a situation where previous systems had been 
smaller and were able to function satisfactorily with routine 
maintenance. Although breakdowns did occur, they were sufficiently 
infrequent to be economically acceptable. Problems occurred, however, 
when system size had surpassed the level which was feasible with the 
particular processing technology being used.
2.2.2 Case Study 2 (1970)
Digital processing was being used to control large hydraulically driven 
structures which formed part of the movement systems on flight 
simulators. The systems were designed to be computer controlled to 
induce realistic motion cues to pilots during simulation training 
exercises.
A flight simulator is normally purchased for many hundreds of thousands 
of pounds. Its main function is to save the vast cost of fuel which 
would be required if pilot training was to take place in real aircraft. 
Reliability and system availability are therefore of prime importance 
to the operator of a flight simulator.
Unfortunately, a particular type of simulator motion system solid state 
processor was proving to be rather unreliable. This situation continued 
for around two years and during that period many solutions had been 
proposed and tried; electrical interference was suspected and voltage 
suppression devices were attached to all likely sources of RFI. All 
input micro-switches were fitted with bleed resistors and suppressors. 
All cabling was changed from unscreened to screened to reduce the 
likelihood of transients being picked up. The systems still failed to 
operate reliably.
At this point in time the Author was called in to carry out an 
investigation into the cause of the malfunctions. Enquiries revealed 
that the solid sta te  controller had evolved from a previous design which 
had been based on relay logic and contactors. The old design had been 
subjected to various modifications and had become very complex and 
difficult to maintain.
The solid sta te  era had then arrived and it had been decided that 
converting the processing system to solid state would make it more 
reliable and easier to maintain. Consequently a programme of 
conversion had been carried out using integrated RTL plus some relays 
and contactors. Prototypes were built and tested in-house. All had 
appeared to be well. However, when the new systems were operating 
at the Client's premises, problems occurred and breakdowns were 
frequent. Unfortunately, the maintenance personnel had great difficulty 
solving the problems in the solid sta te  systems due to the complexity 
of the design. Usually it became necessary to call design personnel 
to diagnose faults.
Further enquiries revealed that when the solid state systems had been 
devised, the designer had failed to familiarise himself with the system 
requirements. The previous relay logic had been accepted as being 
optimal and a direct boolean translation had been performed. 
Unfortunately, as the old system had evolved over several years, it 
contained many redundant features and these were propagated to the 
new solid sta te  system. Thus, the new logic was far more complex 
than was necessary for its function.
Typically, digital input signals from heavy duty push buttons, pressure 
switches and position sensing micro-switches, were presented to the 
RTL based processor. Outputs from this processor were amplified from 
5v to 28v and applied to a series of miniature plug-in relays. These 
relays either operated indicators, or energised large mains rated 
contactors which in turn supplied power to electric motors and 
hydraulic solenoids.
The entire system, however, was subject to a large amount of electrical 
pick up and noise spikes due to the hydraulic solenoids and motors. 
The original relay based logic had been unaffected by this electrical 
interference but the RTL solid state devices became very unreliable 
when subjected to this form of environment.
In order to correct these problems, it was recommended by the Author 
that a complete re-design be undertaken.
During the first part of this re-design, the details of how the 
mechanical /  hydraulic system engineers expected their systems to 
operate was ascertained. A series of flow charts were then produced
listing the processing sequences required. It soon became evident that 
the requirements were quite simple. It was also apparent that it would 
be possible to produce a design with a reduced number of relays and 
contactors; and a t the same tim e eliminate the entire solid state logic. 
This was possible by using existing micro-switch contacts to perform 
some of the logic functions.
The system was designed and manufactured on this basis and seen to 
operate satisfactorily. The overall signal processing component cost 
had been reduced by about 90% compared with the system using solid 
sta te  RTL devices and system operation was found to be highly reliable. 
(Howser, 1970)
An additional benefit was apparent in that the maintenance staff were 
now able to understand the simplified logic. As relays were being used, 
a certain degree of preventative maintenance was theoretically required 
consisting of replacement of miniature plug-in relays on a yearly basis. 
However, this procedure proved to be unnecessary in practice.
The use of relay logic was shown to be the most cost effective approach 
at that point in time (1970) for use in that particular electrically noisy 
operating environment. No longer were cables required to be screened, 
hence further cost savings were made. The new logic was also 
compatible with the heavy duty input and output devices.
This example shows that choice of logic type for a particular application 
is not always easy and that many factors must be taken into account. 
These factors should include specific operating environment and the 
capabilities of those personnel responsible for maintenance.
2.2.3 Case Study 3 (1978)
"They draw their designs so subtle that 
their very fineness breaks them."
Dryden
The third example to be examined concerns an adaptive digital filter. 
This filter was designed to implement a particular algorithm and was 
aimed at removing periodic interference signals from speech waveforms. 
(Bywater e t al, 1978)
The instrument had been designed and manufactured in prototype form. 
It comprised ten hard wired circuit boards plus power supplies mounted 
in a 19" case of height 6" and depth 9{". The signal processing was
carried out using about 300 SSI and MSI TTL integrated circuits.
The Author first became involved with the project in 1978 when he 
was made responsible for supervising the testing of the existing 
prototype. When testing commenced, it became immediately apparent 
that all was not well with the design. Apart from the system failing 
to operate, the following points were observed:
a) Access to circuitry for test and calibration was not possible 
without dismantling the assembly.
b) Most of the circuit boards were fully loaded with ICs so that
virtually no space existed for system development. The entire
card fram e only had spare space for five DIL packages.
c) Some circuit boards also had no spare edge connector pins 
available.
d) The entire outer casing of the unit became excessively hot within 
a few minutes of switch on.
e) Several circuit boards appeared to operate partially when 
connected directly into edge connectors but ceased to function 
altogether when put on extender cards for fault diagnosis.
f) A further observation was made concerning the input analogue to 
digital conversion device. This was mounted directly next to a 
switching mode power supply without provision for electrical 
screening.
g) Several integrated circuits including the analogue to digital 
converter were subject to frequent failure.
Following these initial observations, a major and costly re-work was 
carried out on the system in an attem pt to overcome the heating 
problem. This re-work comprised of cutting 140 holes in diameter 
in the base of the unit and 26 holes in the rear panel to reduce heat 
build up. Additionally, the entire top of the case was removed and 
replaced by a new purpose-made tray mounted on 1" high pillars. This 
raised top allowed further heat to escape. Even with these drastic 
alterations, the temperature at the top of the circuit boards was in 
excess of 60°C a t a 20° ambient. Further modifications were necessary 
which included the fitting of a cooling fan to the rear of the instrument.
Only when these time consuming mechanical modifications had been 
completed was the testing of the system possible.
"Cheer up, the worst is yet to come."
Philander Chase Johnson, 1866 - 1939
Testing of the re-assembled systems was still difficult, however, due 
to the lack of access to circuit board-mounted components in general 
and trim potentiometers, in particular.
The failure of circuit boards to operate when mounted on extender 
boards made fault finding very difficult. Whenever a signal on an IC 
pin required to be monitored, it was necessary to remove the appropriate 
circuit board, solder on a length of wire to the IC pin and then re­
insert the board with the wire trailing out of the unit. Unfortunately 
the process of switching off the unit so that the board could be removed 
for soldering, often caused the fault to change or to disappear due to 
the closed loop nature of the adaptive system.
During the development, when it was necessary to add extra ICs to 
the system, it was usually impossible to situate them near to where 
their function was required, due to lack of space on the boards. These 
ICs therefore had to be mounted remotely on other circuit boards and 
this necessitated additional back-wiring changes. Extra control signal 
buffering was also sometimes required to compensate for signal 
path lengths.
One major problem was that no provision had been made to halt the 
filter coefficient adaptation process for test and development purposes. 
It was therefore not possible to freeze the system in a constant sta te  
for fault diagnosis.
The adaptive filter system was a fairly complex real time digital signal 
processor and its theoretical design had been carried out well. However, 
it appeared from the problems which were encountered during test and 
development that little consideration had been given to certain aspects 
of design, such as power dissipation, reliability, testability, accessibility 
and facilities for development.
It was observed that the outline specification had failed to address 
items such as operating temperature, reliability and maintainability.
Although it is not being suggested that faulty designs of this severity 
occur with great regularity, it is claimed that they are by no means 
a rare event.
Discussion of Case Studies
The particular Case Studies which have been used to illustrate some 
of 'th e  problems which may arise with the design of digital systems, 
have been sampled at 8-year intervals from different organisations. A 
cursory analysis shows that, although the detail of the problem in each 
case is different, there does appear to be a common factor. There 
seems to have been a lack of discipline in the basic design approach. 
Each of the problems were predictable and could have been avoided if 
certain factors had been taken into account during the design phase.
The result in each case has been a severe increase in the life cycle 
cost of the product.
The apparent inability to avoid the re-occurrence of problems, be they 
due to carelessness or inexperience on the part of designers, or due
to lack of communication between designers, has been recognised for 
a considerable time. (Furnival, 1970)
Problems associated with Fast Digital Processors
It is worth considering some of the reasons why high speed DSP systems 
can be particularly problematic to implement compared with 
analogue systems.
(a) At the point of interaction with the client, difficulties can arise 
when seeking agreement on the approaches which are feasible. 
This can come about if the customer is not familiar with the 
latest technological possibilities. He may be biased towards an 
outdated solution because he can understand it. This is 
exacerbated by the rapid rate of change in technology associated 
with digital systems.
(b) It is very important to get the design of a large digital hardware 
dominant processor right first time, as it may be very expensive 
to change once it is produced. Its operation should be simulated, 
if possible, prior to implementation. Digital systems can also be 
expensive to breadboard and there is a great tem ptation to go 
straight for an operational development prototype in the one off 
situation. It is therefore essential that the requirements and 
proposed solutions be thoroughly confirmed before any hardware 
is produced.
(c) With modern digital systems, component selection can be 
troublesome. In general, nowadays, all digital components, logic 
gates, etc., are purchased rather than made from discrete items
by the user. There is sometimes a bewildering choice of 
components with several technologies to choose from.
The higher level of integration tends to reduce the number of 
available sources and whereas operational amplifiers, resistors, 
capacitors, etc., associated with analogue systems are available 
from many sources, a particular digital device such as a FIFO 
(First in First Out) digital store, may only have one or two sources 
of supply.
(d) With higher integration levels permitting chips to contain more 
complex functions, larger systems are being designed. It is 
becoming more difficult for one individual to obtain sufficient 
knowledge of the detail of a large project to enable the 
development to proceed without problems.
Existing Strategies
Attempts have been made to apply quality assurance techniques to the 
design process and some organisations use design verification and design 
review methods. (DQABE, 1975) (MOD, 1973) One technique sometimes 
utilised is the engagement of a Quality of Design Engineer (QDE). The 
function of the QDE is to analyse, in detail, designs arising from design 
departments and to report errors or potential defects so tha t corrective 
action can be taken prior to production.
Experience has shown that in many situations, the use of the 
aforementioned strategies can help to reduce the likelihood of design 
errors going undetected. However, these approaches do not appear to 
be the complete answer to the problem, particularly in such a rapidly
changing field as digital signal processing. The existing methods appear 
to be of a corrective nature and therefore only tend to rectify errors 
rather than prevent them.
Also the procedures are only normally applied by the larger type 
organisations. Smaller establishments and those concerned in producing 
small quantities of specialised processors tend to neglect this aspect 
of quality assurance.
It is also interesting to note that even in large organisations, the 
intangible activities in design appear in no way to be the concern of 
quality assurance personnel. (Baker, 1981)
Conclusions
It is premised that if reliable design methodologies were followed by 
designers, whether in small or large organisations producing large or 
small quantities of equipment, then the requirement for independent 
design verification would be largely removed.
The design procedures, however, must be in a form that can be easily 
updated and developed so as to remain useful as technologies change.
Initially, it is proposed that a methodology be evolved and applied 
during a system design, using manual techniques. If this proves to be 
successful, then the methodology could be programmed into a small 
computer for further development.
C H A P T E R  3
DIGITAL SIGNAL PROCESSOR DESIGN
3.1 Introduction
"Design is the process by which needs in the environment 
are conceptualised and interpreted into instruments 
which are formulated to satisfy these needs."
Topalian, 1979
The design process for digital signal processing systems can be viewed 
as the foundation for the complete equipment manufacturing process.
Design can be subdivided into areas as follows:
(a) Determination of design requirements
(b) Feasibility Study
(c) Engineering Design
(d) Generation of back-up documentation
3.2 Determination of Design Requirements
This stage is possibly the most difficult and hazardous in the total design 
process since any error generated here may be perpetuated in all 
subsequent stages and may lead to a major redesign.
There are numerous ways in which the system requirement may be 
defined but generally the client is expected to specify what he thinks 
is required. The designer then attem pts to determine if that is what 
is really needed.
This may involve considerable iteration of ideas between designer and 
client and can be fraught with potential pitfalls. Some typical problems 
which may arise in rapidly changing fields such as digital signal processing 
are as follows:
a) The client may think that there is a requirement for a new type 
of instrument. Perhaps, however, an instrument is already 
available which is capable of performing the required function at 
an acceptable cost.
b) The client may have insufficient specialised knowledge to state  
clearly what the real problem or requirement is.
c) The client may restrict his stated requirement to that which he 
thinks will be feasible or to that which has been achieved in the 
past, while technological progress may make new methods of 
solution possible.
d) The client's statem ent of the problem may imply a particular 
approach or form of solution. It may not take into account new 
developments in such areas as LSI / VLSI.
e) When the designer states what he interprets to be the 
requirements, he must be particularly careful to avoid 
misunderstandings which may cause the client to accept an 
approach which will ultimately prove to be unsatisfactory for the 
specific application.
3.2.1 The Role of the Designer
The designer must aim to familiarise himself with the problem or 
application in sufficient detail to establish a deep understanding of the 
problem. (DQABE 1, 1975) The client's statement should ideally be 
restricted to a very general indication of what is required or to where 
this information can be obtained. However, the client should be able
to define or give an indication of cost and timescale limitations. The 
designer should use his expertise to determine if there is really a problem 
at all and if there is, then does a solution already exist? Solutions 
implied or suggested by the client might be useful guides but must be 
treated with caution in such a rapidly changing field as DSP.
The designer must determine which features of the apparent requirements 
are mandatory and which ones are desirable or optional. It is usually 
a good idea to generate a set of objectives stating what has to be 
achieved rather than how. These objectives must take into account the 
cost and timescale constraints. However, no unnecessary constraints 
should be imposed. It is important that the objectives are in such a 
form that criteria are available to allow the degree of achievement to 
be measured.
It is also very important that the designer acquires an appreciation of 
the operational requirement and, if possible, obtains comments from 
prospective users. It is also useful to try to view the project in the 
next highest context. It is the designer’s duty to make sure that the 
design meets the basic needs of its users. (Love, 1980)
When it is fe lt that the requirements have been fully understood, the 
designer should produce an initial specification for discussion with the 
client. At this point, it is essential that effective communication takes 
place. It is the designer’s duty to ensure that the client is made fully 
aware of what is being proposed, in terms that he can understand.
System packaging is one factor which should be given sufficient emphasis 
at the initial specification stage, if system performance is not to be 
restricted by radio interference or thermal problems.
At this stage, it is also worth considering strategies for system 
development. Once the initial specification is acceptable to the client, 
it is often worthwhile carrying out a detailed market survey to determine 
if a suitable product already exists. Perhaps slight modification of an 
existing product may provide a minimum cost solution. However, many 
considerations are required, if acceptable designs are to be achieved.
!.2 Limitation of Role
It sometimes happens that a designer is denied access to information 
concerning the end user, or that the precise nature of the application 
is not disclosed by the client. This may be for reasons of commercial 
confidentiality or, on projects for the MOD, to the level of security 
classification associated with the end use.
In these circumstances, the designer may be unable to check, first hand, 
three of the most critical areas in the life of a product:
(a) whether there is a genuine need for the product,
(b) whether the need is likely to be satisfied by concurrent 
developments in the field, and
(c) whether the user requirement has been accurately specified.
Although the designer will in the aforementioned cases often be presented 
with a written specification, it is still important that he asks the client 
relevant questions concerning the user requirements, if only to stim ulate 
the client into considering items which may have been otherwise
overlooked. However, it should be made clear to the client that a 
greater risk exists for not satisfying the requirements of the end user, 
if access by the designer is denied.
3.2.3
3.3
Design Requirements Check List 
When generating an initial Specification, it 
any constraints exist in the following areas: 
Appearance 
Availability 
Climatic 
Cooling 
Cost
Design Standards 
Drawing Standards 
Ease of Use 
Electrical Interface 
Ergonomics 
Hermetic Sealing 
Input Requirements 
Installation 
Magnetic Field 
Maintenance 
Manual Interface 
Market Life 
Noise Generated 
Operating Cost
is worth checking whether
Operating Time
Output Interface
Packaging
Performance
Portability
Power Source
Pressure /  Vacuum
Quality Assurance
Reliability
RFI
Safety
Serviceability
Shock
Size
Temperature 
Testing Philosophy 
Vibration 
Water Immersion 
Weight
Assessment of Feasibility 
"A moments insight is sometimes worth a life's experience."
Oliver Wendell Holmes, 1809 - 1894
When the requirement for a new design has been established, it is 
necessary to ascertain if a suitable system can be produced to meet 
the specified requirements, within the constraints of the perm itted cost 
and timescale.
It is essential to determine if the project is feasible, as early as possible, 
before substantial effort or cost is committed to pursuing, in depth, 
particular approaches. Thus, the activities of the study should be ordered 
to extract the maximum amount of useful information as early as 
possible.
A feasibility study may take many forms, however, each method will 
probably include the following basic elements:
(a) Ideas generation
(b) Ideas evaluation
(c) Selection of a particular approach
(d) Determination of a target specification
(e) Generation of a technical proposal
3.3.1 Ideas Generation
The amount of time and effort required to be expended in this activity 
can vary from virtually nil to a vast amount. In cases where a simple 
solution is immediately obvious, it will often be most cost effective to 
adopt that solution. In other cases, the requirements may be more 
complex and the solution less obvious. Considerable resources may then 
be required to search for ideas. The process of ideas generation can 
sometimes be aided by semi-formalised techniques such as brainstorming, 
synectics and morphological analysis. (Duggan, 1972)
The requirement for ideas generation generally lies somewhere between 
the two extremes and solutions may often be found by sound logical 
thought. Other methods of obtaining ideas, include literature and patent 
searches.
A very useful facility, based on computer storage of data, is INSPEC. 
This allows the user to access a large amount of literature in particular 
fields. The system, which is just part of the much wider DIALOG data 
base, requires, as input, key words or phrases. It is then possible to 
automatically carry out a literature search a t a relatively low cost.
It is of interest to note that it is unusual to apply quality control or 
assurance methods to the ideas generation aspect of design. (Baker, 1981) 
It may be argued that this uncontrolled situation is justified to facilitate  
the free thought process. However, it is possible tha t the creative 
stage may benefit from a certain degree of control, if only to ensure 
that the appropriate ideas generation techniques are being employed 
effectively.
,2 Evaluation of Ideas
If the ideas generation stage yields several possible methods of approach, 
it becomes necessary to consider each in greater detail to determine 
which is most likely to meet with success. Identification of particular 
problem areas may indicate the requirement for some initial research. 
This may involve a certain amount of system design. In the process of 
screening for feasibility, it is important to ensure that basic physical 
laws and fundamental limits are not being violated. (Woodson, 1966) 
(Keyes, 1981)
The following are examples of typical criteria which should be considered 
for digital systems. (Benjamin, 1980)
(a) The to tal number of bits of information implied in the output
cannot exceed the number of bits of information in the input.
(b) When the number of bits is fully preserved, in transformation, 
each resolvable s ta te  in the input maps on to one in the output, 
and so the process is, in principle, fully reversible.
(c) When the number of independent parameters is not fully preserved,
then either the number of bits will also not be fully preserved
or the nature of the transformation will be inadequately known
or knowable. In any case, in this situation, the reverse 
transformation will be subject to ambiguities between possibly 
quite widely spread alternative input states.
3.3.3 Selection of Approach
When more than one method of solution appears to be feasible, the 
designer must decide, preferably in conjunction with the client, which 
method should be adopted.
It may be necessary to compromise on conflicting requirements in order 
to get a solution. When considering technological tradeoffs, it is essential 
to get the client's agreement. The whole process involves the art of 
decision making and may well utilise a methodical evaluation of features 
of importance.
3.3.4 Formation of Target Specification
In general a digital signal processing system is required to accept an 
input signal, process the signal in some way and produce an output which 
is suitable for use by an operator or by further equipment. The system
must also function satisfactorily in a specified operating environment 
and its effect on that environment is likely to be subjected to certain 
constraints. It is likely that the system will need to be produced within 
certain limits of timescale and cost.
Data on the above conditions should be contained in the target 
specification, even if the data is only available in imprecise form. 
Perhaps some research will be required to establish this information, in 
greater depth, at some later stage.
If an item appears not to be relevant to the particular application, a 
statem ent in the target specification to that effect may be very helpful 
at later stages of the project.
.4.1 Target Specification Check List
The following are typical of the points which need to be addressed in 
a target specification:-
(a) A statem ent, in simple terms, concerning the function of the
processing, i.e. filter, correlate, etc.
(b) Processor requirement in more precise form, say, in terms of a
transfer function.
(c) Details of input requirements. These will include: data, control
and power supply.
(d) Details of output requirements.
The format of the electrical signal inputs and outputs must be specified 
as they may be in analogue form, or digital, or both. The electrical 
signal input specification should, if possible, include items such as 
operating voltage limits, offset, dynamic range, slew rate, overvoltage 
protection, input impedance, etc. When digital inputs are being specified,
additional information should be included concerning logic levels and the 
type of coding being used. When a statem ent such as TTL compatible 
is included, it is necessary to be more precise and to specify the TTL 
family and manufacturer. Some manufacturers include input protection 
diodes, while others do not (Howser, 1978), and this can sometimes limit 
the interfacing possibilities.
The electrical signal output details should typically include: maximum 
voltage limits, dynamic range, offset limits, short circuit duration, short 
circuit current limit and output impedance. Digital outputs will be 
listed in a similar way to the digital inputs, and the same caution applies 
regarding logic compatibility.
Power supply specifications should sta te  whether mains or battery  
operation is to be used. It may also be necessary to limit the power 
consumption of the equipment.
Many digital signal processing systems incorporate, in addition to 
electrical control inputs, manual controls such as: toggle, key or 
thumbwheel switches. Manual controls may also include potentiom eters 
or joysticks and their functions should be described in the target 
specification.
Types and functions of visual control outputs should be listed. These 
may include digital displays or light emitting diodes. The effects of 
the system on its environment and vice versa, even if not desirable, 
should be considered as system outputs and inputs.
These parameters may include: noise, vibration, heat and RFI. The 
environment will also be affected by system size, shape, appearance and 
method of support. All of these factors should, if possible, be included 
as part of the target specification.
Generation of a Technical Proposal
The selected approach, when agreed with the client, should be committed 
to paper and described in greater detail in a technical or design proposal. 
The systems should be outlined in sufficient detail to permit evaluation 
of the implementation of each sub-system. Any areas of risk must be 
determined and highlighted. A cost and timescale estimate should also 
be included.
The target specification must be compared to the original requirements 
so that any differences are brought to the attention of the client.
The technical proposal is likely to contain the following items:-
(a) General introduction to the problem
(b) Detailed project definition, target specification and operational
requirement.
(c) Technical discussion on proposed method of solution
(d) Details of system operation
(e) Details of critical areas or deficiencies
(f) Project management, definition of work packages
(g) Allocation of personnel and resources
(h) Programme planning
(j) Finance estim ates
The main objective of producing the technical proposal or design study 
report is, therefore, to communicate effectively to the client what is 
being proposed. It is a useful milestone in a project and can bring to 
light misunderstandings which may have arisen between the designer 
and client.
Detailed Design of Processors
"Everything should be made as simple 
as possible but not more simple."
Einstein
There are many items which need to be considered during the design 
of high speed digital signal processing systems, in order to achieve a 
cost effective implementation of the objectives contained in the target 
specification.
In order to achieve optimisation of system cost, it is usual to aim to 
minimise the amount of digital processing to that which is essential for 
providing the required performance. Various techniques can be used and 
these include:
(a) Minimisation of input signal bandwidth
(b) Sub-nyquist sampling
(c) Conversion to baseband
(d) Minimisation of resolution capability
Methods (a) to (c) also tend to reduce the maximum operating speed of 
the processing which can often yield benefits in terms of system size 
and power requirements. Analysis of functions is also very important as 
is function sharing. (French, 1980)
Use of the following general guidelines can significantly reduce the cost
of a project involving digital signal processing -
(a) Perform a functional analysis based on system requirements from 
the basic specification.
(b) Aim to minimise the number devices. This may be achieved by 
using each item to perform as many functions as possible. Perhaps 
one LSI device can replace several SSI and MSI devices.
(c) Aim for simplicity of function and create models where necessary 
to ease understanding.
(d) Be sure to include in the analysis all the features and parameters 
which are essential for the design.
(e) Always ensure that there is a fall back position if there are any 
areas of risk, however small.
(f) Keep the design flexible in the early stages.
(g) Iterate as much as possible early in the design and make any
changes near the beginning of the project rather than towards 
the end, as once digital hardware is generated, changes will 
normally incur severe cost penalties.
(h) Do not get distracted from the central objectives -  keep checking
what the user needs. If an error occurs in this area, it may not 
be found until much later in the project - perhaps when the
system is undergoing user trials. Changes to the processor may
then be difficult and expensive to implement.
(i) Take into account the possibility of future updating, using 
improved devices when they become available.
(j) Aim generally to achieve a high quality design.
The speed of digital signal processors is frequently'constrained by the
maximum speed capabilities of available state of the art components,
and therefore device selection is a very important part of the design 
process.
3.4.1 Device Selection
Device selection is an iterative procedure. Starting from the complete 
system and its major functions, each function is broken down into 
functions of lower complexity, until a stage is reached when it is possible 
to purchase components to meet these requirements.
It is normally recommended that the designer generates a specification 
for each of the functions as he progresses through the simplification 
process. He must then be in a position to comprehend the meanings 
of terms, in specifications of available components, so that the selection 
can be achieved effectively.
Sources of information on proprietary devices include:-
(a) Manufacturers Component Files
Most equipment manufacturers store component information in 
some form of central store or library, indexed in such a way that 
devices can be readily located and the system can be easily 
updated.
(b) Specialised Data Books
A useful aid to the search for devices such as integrated circuits
is the condensed form of catalogue such as the I. C. Master
(Hearst, 1981). This contains information on a vast range of 
integrated circuits, covering many different manufacturers and is 
updated each year.
(c) Proprietary Index Systems
There have been many attem pts over the years to develop and
market comprehensive component index systems which, for a fee, 
will be updated on a routine basis. These systems are indexed 
usually by means of booklets and then detailed component data 
is obtained using microfilm. The Electronics Index type system 
(EEI, 1981) is a typical example.
(d) Advertisements
Another valuable source of information on available components, 
especially new ones, are advertisements and articles in magazines 
and journals.
(e) Enquiries of Suppliers
If a device appears not to be available for a particular function, 
it is often worthwhile contacting a supplier of similar or associated 
components. Sometimes, devices are available but are not 
generally advertised.
Each of the above sources of information can be useful; however, each 
has its problems.
Method (a) requires considerable effort to locate new devices and to 
maintain the file. It may involve a member of staff performing this 
task full time.
Method (b) is reasonably effective in locating a range of devices which 
might meet the requirement, but it is then necessary to obtain detailed 
data from the device manufacturers.
Method (c) can be helpful if the system is maintained in an up-to-date 
state and all the necessary detailed data is included. It does, however, 
take some time for data on new devices to be included.
Method (d) although time consuming, can be very useful to the specialist 
in a particular field. It is necessary to limit this activity generally to
a few areas for it to be cost effective.
Method (e) is even more time consuming and should only be resorted to, 
if all else fails.
Typical devices, which the designer of fast digital signal processors will 
be concerned with, include components for data conversion and high 
speed processing. Data converters may ultimately limit the performance 
capabilities of a system. They may also be the most expensive and
power hungry devices in the system. It is, therefore, essential that
these devices are selected with care.
.1.1 Data Conversion
The generalised digital signal processing system described in Chapter 1 
was shown to comprise - an input interface followed by the main digital 
signal processing functions and finally an output interface. The primary 
element at the input interface is likely to be an analogue to digital 
converter.
An analogue to digital converter (ADC) is a device arranged to accept, 
as input, analogue signals which may vary continuously over a prescribed 
voltage range. The device produces a limited set of outputs in the 
form of digital signals. Ideally, this digital output is a precise 
representation of the analogue input value to within + i  LSB.
In practice, commercially available ADCs, for signal processing 
applications, have resolutions ranging from 4 bits to around 18 bits. As 
the design and manufacture of high speed ADCs is a highly complex
and specialised field, it is usual for designers of DSP systems to specify 
and, if possible, use commercially available devices. Unfortunately, 
however, the action of device selection is fraught with pitfalls for the 
unwary designer and the importance of very careful selection must not 
be under-estimated.
There are many different types of ADCs ranging from relatively slow 
indirect types to the very high speed direct forms which tend to be 
utilized in high speed "state of the art" DSP systems. Most ADCs rely 
on a fair degree of analogue processing at the front end and are, 
therefore, subject to many of the problems which beset analogue systems. 
These problems include drift, non-linearity and temperature related errors 
and therefore care must be taken to ensure that those effects do not 
unnecessarily limit overall system performance.
The digital processing elements in a DSP system normally generate a 
series of parallel data signals in a particular digital code, and this digital 
information frequently requires to be changed back ultimately into 
analogue form.
This action is performed a t the output interface. This interface generally 
comprises a digital to analogue converter (DAC) followed by some form 
of filtering and buffering. The digital to analogue converter output will 
consist of a stepped analogue waveform with the step size and number 
of steps dependent on the resolution and sampling rate being used. If 
the presence of frequency components at the sampling rate are not 
acceptable a t the final output, then these must be removed by filtering. 
An output buffer amplifier may be necessary to produce the required 
system output characteristics.
In general, the process of selection of output interface devices is 
somewhat easier than when choosing the input interface components. 
However, care must still be taken in order to avoid the introduction of 
degradations in performance, such as group delay. The field of data 
conversion is one where rapid improvements in performance are being 
made and the designer must be prepared to take advantage of the latest 
developments. However, the potential user of these products is faced 
with a bewildering range of types to choose from and a vast assortment 
of performance information.
It is not intended, in this Thesis, to examine the field of data conversion 
in detail, as this has been already covered by other Authors, including 
(Clayton, 1982) and (Tsantes, 1982). The approach taken, however, is 
to suggest that a potential user of data converters should be able to 
interpret the myriad of terms quoted in data converter specifications. 
The following list includes about 60 currently used terms, and typical 
definitions are given in Appendix 1. It must be noted, however, that 
sometimes manufacturers use different definitions and, therefore, the 
precise meaning should be sought, before selecting a particular data 
conversion device for use within a system.
Selection of Terms used in Data Conversion
Absolute Accuracy 
Acquisition Time 
Aperture Time 
Bandwidth
Bipolar Offset Voltage 
Compliance Voltage 
Conversion Speed
Accuracy 
Aperture J itte r 
Aperture Time Uncertainty 
Bipolar Mode 
Companding Converter 
Conversion Rate 
Conversion Time
Differential Linearity Error 
Dual Slope Type ADC 
Dynamic Range 
Flash Conversion 
Functional Compliance 
Hysteresis Error 
Input Impedance 
Integrating Type ADC 
Least Significant Bit 
Long Term Stability 
Missing Codes 
Most Significant Bit 
Normal Mode Rejection 
Output Impedance 
Power Supply Rated Voltage 
Propagation Type ADC 
Quiescent Current 
Resolution
Sign Magnitude Binary
Throughput Rate
True Compliance
Two Stage Parallel Type ADC,
Differential Non-linearity 
Dynamic Accuracy 
Feedback Type ADC 
Full Scale Range 
Glitch
Indirect Type ADC 
Input Resistance 
Integral Linearity Error 
Linearity Errors 
Major Transition 
Monotonicity 
Non-linearity
Operating Temperature Range
Parallel Type ADC
Precision
Quantising Error
Relative Accuracy
Settling Time
Successive Approximation
Tracking Type ADC
Two’s Complement Code
Useful Resolution, Zero Error
.2 Signal Pre-conditioning 
Having considered the input data conversion stage, it is worth looking 
briefly at the signal conditioning stage which frequently precedes it. 
The signal conditioning function is normally included to ensure tha t the 
system inputs are converted to a form which is compatible with the 
input ratings of the ADC. ADC specifications usually impose limits on
input signals in terms of magnitude of voltage and frequency. It may 
be necessary to amplify, attenuate or level shift system inputs to ensure 
that the ADC operates within its prescribed limits. Also, to prepare a 
continuous input signal for sampling at an angular frequency of Ws, the 
signal must be band limited by filtering with a good low pass filter. 
This filter must have both a flat magnitude response and a linear phase 
characteristic over the portion of the Nyquist interval + Ws/ 2 - It 
must also have large attenuation at frequencies outside this range. 
(Kaiser, 1966)
The deliberate limiting of input signal bandwidth can also yield benefits 
in terms of system noise.
Unfortunately, the provision of a function preceding the ADC can also 
introduce drawbacks, such as increases in cost, power requirements and 
failure rate. Also, the potential problems of drift and other disadvantages 
of analogue processing can become dominant performance limiting 
factors, if care is not taken with the design of the signal pre­
conditioning stage.
A general guideline which should be followed when considering the input 
stage is to simplify wherever possible. Don't put in the input stage, 
if it is not necessary. If it is required, then minimise the number of 
components used. Ensure that the noise generated by the front end is 
less than the amplitude corresponding to the least significant bit 
amplitude of the subsequent data conversion device.
When selecting an amplifier for the input stage, check that its param eters 
are compatible with system performance and determine which factors
are likely to contribute to the overall system errors. Different 
component manufacturers tend to use different definitions for some 
parameters, or use different test procedures. They are not necessarily 
consistant even over the same device range. Therefore, it is necessary 
to check the precise meaning of each characteristic listed in component 
data sheets.
The following check list of over 40 terms used to define input stage 
features, and the associated typical definitions in Appendix 1, can provide 
a useful guide for front end component selection.
Selection of Terms used to  define Input Stage Parameters
Bandwidth
Common Mode Input Voltage 
Common Mode Voltage Gain 
DC Voltage Gain Open Loop 
Differential Input Voltage 
Drift vs Temperature 
Gain
Gain Error
Input Current Noise
Input Noise
Input Noise Current Density 
Input Voltage Range 
Input Resistance Differential Mode 
Maximum Safe Input Voltage 
Offset Error
Open Loop Output Resistance 
Output Impedance
Common Mode Input Impedance
Common Mode Rejection Ratio
Common Mode Voltage Range
Differential Input Impedance
Drift vs Supply Voltage
Drift vs Time
Gain Bandwidth Product
Input Bias Current
Input Impedance
Input Noise Current
Input Noise Voltage Density
Input Resistance
Large Signal Voltage Gain
Offset Drift
Open Loop Gain
Operating Temperature Range
Output Load Current Rating
Output Resistance 
Output Voltage Swing 
Power Bandwidth
Output Voltage 
Overload Recovery Time 
Power Supply Rated Voltage 
Power Supply Voltage Range 
Slewing Rate 
Unity Gain Bandwidth
Power Supply Rejection
Quiescent Current
Transient Recovery Time
Unity Gain Closed Loop Bandwidth
3.4.1.3 Digital Devices
The invention of the electro-mechanical signal relay in the mid 1800s 
allowed binary or two sta te  telegraphic signals to be regenerated and 
routed automatically. Relay designs improved steadily but the inherent 
problem of relatively poor reliability remained. The mechanical life of 
these relays varied from about 10,000 operations for the cheap clapper 
type, to around one million for the better telephone signal types. 
However, the electrical life of these devices, which was dependent on 
load and environment, could be significantly lower than the mechanical
It was still common practice in the early 1960s for some control 
engineering companies to manufacture their own relays and the quality 
and reliability of these units often showed much to be desired. This 
situation was illustrated by the first example in Chapter 2. Specialist 
relay manufacturers were able to increase relay reliability and the 
enclosed miniature plug-in types became very popular.
life.
The greatest improvement in reliability of relays occurred when the 
reed relay was introduced. However, any device which relies for its
operation on the mechanical movement of metallic contacts, to make 
and break electrical circuits, will be severely limited in its speed of 
operation, as well as its reliability.
The increased speed requirement for digital logic was temporarily 
satisfied when thermionic valves started to be used for logic switching 
applications and the first digital computer was born. However, the 
relatively high power requirements, low lifetimes and poor reliability of 
thermionic valves severely restricted their use. (G King, 1965)
The major advance in logic switching technology came when the junction 
transistor was invented by Schottky in 1949. Transistors evolved with 
increasing reliability and lower cost, until the so-called sta tic  switches, 
using germanium transistors, became common place logic elements for 
industry. These were based on discrete transistors and resistors which 
were either soldered or crimped together to form resistor transistor 
logic blocks (RTL). Packaging comprised either moulded plastic, glued 
together cases, with flying leads, as used with the M.E.L. Norbit series 
or, epoxy encapsulated, plug-in units, such as the A.E.I. Logicon range.
These devices could operate a t speeds of a few kilohertz. A burn-in 
period of around 100 hours ensured high reliability compared to relays. 
Many systems using these discrete logic elements are still in operation 
today. However, the provision of spares for the discontinued ranges 
has now become a serious problem.
In about 1959, the first integrated circuit (IC) was produced. This 
development resulted in various counterparts of the RTL ranges of
discrete logic being produced in IC form. This type of logic was 
discussed in the second example in Chapter 2.
The next logic family to be introduced was based on the integration of 
diodes and transistors. However, this (DTL) family was fairly short 
lived. In the mid 1960s, a major policy change took place in the 
IC semiconductor manufacturing industry. Prior to that time, the 
multiplicity of logic families from different manufacturers, using 
different technologies, could not easily be mixed together in a system. 
They used different supply voltages, different logic voltage levels and 
polarities, as well as different packaging and mounting methods.
The advent of the 54/74 standard series of transistor transistor logic 
(TTL), designed to operate from a +5v supply, using positive logic and 
mounted in dual-in-line (DIL) packages, has revolutionised the logic scene. 
This family of devices with its many derivatives which have included 
54/74L, 54/745, 54/74LS, 54/74AS, has been the mainstay of digital 
systems for over 20 years, and interchangeable second sourced devices 
are available from many different manufacturers.
The first devices in this range contained a maximum of around 12 gates 
and were classified as small scale integration (SSI). The next level of 
complexity to evolve contained 10-99 gates and was termed medium 
scale integration (MSI). In the late  1960s large scale integration (LSI) 
levels were reached, containing 100 or more gates.
In the mid 1970s, VLSI or very large scale integration techniques were 
being used to produce devices of complexity equivalent to 1000 or more 
gates. Prior to the introduction of the 54/74 series of devices, it is
worth noting that many designers resisted the introduction of new logic 
technologies and would argue against them in favour of the devices they 
were more familiar with. There were those preferring relay to solid 
sta te , and those preferring DTL to TTL.
In parallel with the mainstream of TTL based products other, 
comparatively limited ranges using ECL, have been produced for high 
speed applications. Also, where the benefits of lower power were 
required, various logic families using MOS technology have been 
introduced.
Whichever logic family, or mix, is adopted, it is important that not only 
the cost of that logic is considered but that the associated cost of the 
necessary power supplies is taken into account. The use of say low 
power Shottky devices, may cost more than standard TTL, but the savings 
in the cost of power supplies may be significant. In addition, as the 
lower power devices tend to operate at a lower junction tem perature, 
system reliability may well be improved, yielding savings in a fte r­
sales costs.
The evolutionary trend with digital signal processing hardware has been 
one of general reduction in size and power requirement per logic function, 
and an accompanying increase in speed. Device complexity increases 
have resulted in more functions being included in each device. This, 
in turn, has resulted in a lowering of cost and an increase in reliability.
It would appear, therefore, that the designer of DSP hardware should 
aim at getting as many functions as economically possible within a
package, and should thus endeavour to use devices of the highest level 
of integration possible.
When a 's ta te  of the a rt' LSI device exists, but does not quite meet 
the speed requirement, the possibility of parallelling with the use of 
staggered clocks should be considered. When LSI devices exist which 
are more than adequate for a particular function, then the possibility 
of time sharing the device should also be considered as a means of 
reducing component count, power required, and cost. However, before 
selecting LSI or VLSI devices, it is necessary to assess the risk of using 
them, particularly if they appear to have been recently introduced.
Points to consider are:
(a) Is the device really available or ;has it just been advertised by
a manufacturer to sound out the potential market?
(b) If the device is available, is it in production, or is it only available
in prototype form, with no guarantee of production being 
undertaken?
(c) Is there a second source, or is one likely to appear in the near
future?
(d) Is there some form of guarantee of continued supply during the
life of the system, and if so, at what cost?
(e) Is the technology or manufacturing process sufficiently m ature to
produce a reliable product?
(f) Is the manufacturing company likely to survive for a reasonable
period?
If doubt exists on any of these points, then a fall-back position must 
be provided. Perhaps additional space should be left on a circuit board
to  allow for a solution using devices of lower complexity. It is suggested 
that conservative design approaches will prove more successful than 
riskier ones. (Patstone, 1980)
3.4.1.4 Digital Multiplication
One particular function which is frequently used in digital signal 
processing applications is digital multiplication. It is interesting to 
consider the history of 8 bit digital multipliers, starting from early 
circuits which were based on combinations of several MSI packages, and 
progressing through to the single chip LSI devices, which are available 
at the present time.
Table 3.1 indicates that over the past five years there has been a 
general increase in multiplication speed (mega-multiplications per second 
’MMPS1) in conjunction with a general reduction in power requirement 
per device. This has resulted in a speed /  power product improvement 
of more than 10-fold over that period.
Power/
Speed Speed
Date Make Type Chip MMPS Power(W) (mW/nS)
Bywater MSI 8 7.2 3.18 475
TRW MP8Y 1 7.7 1.8 234
MM MM67558 1 10 0.9 90
TRW MPY-8HJ 1 15 1.2 78
AMD AM25S557 1 22 0.9 42
TABLE 3.1 Digital 8 bit Multipliers
This type of data, indicating performance trends, can be of use when 
ascertaining the probability of devices becoming available in the future 
to enable either, performance to be enhanced in existing systems or, 
alternatively the cost of materials to be reduced by, say, the time 
sharing of devices. Reductions in power requirements for particular
1975
1976
1977
1978
1979
devices, or new logic families, may also yield considerable savings in 
power supply costs.
4.2
4.2.1
The possibility of a future cost reduction, or performance improvement, 
should be considered when a system is being designed so that no 
precluding constraints are inadvertently designed into the system.
One useful application of the above data on 8 bit multipliers has been 
the prediction on the likely level of multiplying power which will be 
available in the future, for use in satellite, on-board, digital signal 
processing systems. (Howser e t al, 1981)
Control Techniques
Whenever high speed digital signal processors are in operation, it is 
necessary to exert strict control over the timing of operations to 
ensure that the various parts of the system are synchronised. This 
ensures that any speed variation of an individual logic element does 
not adversely affect the operation of the complete system. The 
timing signals which are normally used to clock, reset and address 
sections of the processing hardware are often derived from a high 
stability oscillator.
Guidelines
The following guidelines can significantly reduce problems due to 
control circuitry:-
(a) Avoid the temptation of concentrating control logic in a central 
control module and the subsequent need to distribute fast control 
signals via the back wiring plane of the system.
(b) Each module within a system should ideally be able to function 
independently from each of the other modules to ease the process 
of system development. It is, therefore, recommended that each 
module contains all the control logic which is essential for its 
operation. This logic may, however, require a synchronization 
signal to be fed in from a master clock.
(c) It should be ensured that tolerances on any timing pulses are such
that temperature variations will not cause system malfunction.
(d) Timing calculations should be based on worst case tolerances to 
ensure that the system can be replicated reliably.
(e) All control logic should be based on positive sequential techniques 
to allow reduced speed operation, or even single pulse stepping 
of the control logic during system development stages and for 
fault diagnostic procedures.
(f) Free running or asynchronous clocks should be avoided, unless 
there is a means for synchronising them for test purposes.
(g) The entire system should be subject to a master reset signal so 
that a precise initialisation condition can be attained.
Very careful control logic design is necessary to ensure tha t fast 
digital signal processors operate reliably under all environmental 
conditions. The devolution of the control logic to the areas which 
are under its control, tends to reduce control line length which, in
turn, minimises susceptibility to RFI. It also ensures that the control
logic performance is not adversely affected when circuit boards are 
placed on extender cards for test purposes.
3.4.3 Manual Interface
The ergonomic aspects of the manual interface to a digital signal 
processing system are important points to consider during the design
stage. The system must be easy to control and Its appearance should 
be such as to instil in the user confidence that it will fulfil its purpose. 
The success of the system design may well be judged on the basis of 
appearance, as well as performance.
Ideally, low cost components should be used to minimise manufacturing 
cost. However, this may not be good policy if an elegant appearance 
is considered to be essential. Controls should generally be arranged in 
a logical order, based on the normal sequence of use. It is preferable 
if the interface contains a degree of intelligence which provides feedback 
to the operator to indicate that the control inputs have been accepted 
and are being acted upon.
Sometimes, after a system has been subjected to operational trials, 
requirements arise for changes to be made to the user interface. The 
design should, if possible, be arranged with this in mind and be readily 
adaptable. Illuminated numerical displays on a control panel can either 
enhance or detract from its appearance. Again, the cheapest indicator 
may not be a good choice for use on a control panel.
A  Power Requirements
The relatively high power requirement of fast digital processors, based 
on bipolar technology, makes the selection of power supplies a very 
important element of the system design process.
Power supplies may fill a large portion of the system volume and in 
the example used for Case Study 3 (Chapter 2), the supplies occupied 
about 50% of the space within the instrument. It is, therefore, essential 
that a reasonably accurate estimation of power is obtained during the
early design stages. An over-estimate can be wasteful in terms of 
space and cost, while an under-estimate can be disasterous.
.1 Possible Approach 
For applications involving a mix of say the 74 series TTL, it is possible 
to utilize simple rules to obtain an initial estimate of the 5 volt logic 
power required by the system. One approach, which has been shown to 
yield acceptable results, is to count the number of TTL devices and to 
allocate them according to types: N, LS, S, etc., and to then further 
subdivide these into SSI and MSI complexity levels. (Texas, 1980) It 
is then possible to apply factors of power per package as shown in the 
following table:-
Type SSI MSI
74LS 2 10
74N 10 50
74S 19 95
TABLE 3.2 Current required mA /  package
The power requirements of LSI /  VLSI and data conversion devices must 
also be included.
When it is anticipated tha t a system will be expanded in the future or, 
where perhaps it has been assessed that there is a risk of LSI /  VLSI 
based designs reverting to  SSI /  MSI configurations, due to component 
unavailability (Section 3.4.1.3), it is necessary to allocate 
additional power.
The precise amount of this spare capability is dependent on the particular 
situation. However, the Author has found that an allocation of around 
20% is generally satisfactory for normal development purposes.
Power unit selection will depend on many factors which include 
performance, shape, size, second sources, reliability and cost. 
The following list illustrates some 30 of the terms which may be 
encountered in power supply specifications. Typical definitions of these 
parameters are included in Appendix 1.
Selection of Terms used to define Power Supply Parameters
Accuracy Back Ripple Current
Current Limit Sense Voltage Dropout Voltage
Efficiency Faraday Shield
Feedback Sense Voltage Foldback Current Limiting
Isolation Difference Leakage Current
Line Regulation Load Regulation
Output Voltage Output Voltage Accuracy
Output Voltage Tolerance Overshoot
Over Voltage Protection Rated Output Current
Reflected Input Ripple Regulation
Remote Error Sensing Ripple
Series Regulation Shielding Electrostatic
Short Circuit Protection Stability
Standby Current Temperature Coefficient
Temperature Range Operating Warm-up Time
EMC Considerations
Electromagnetic compatibility (EMC) is defined as "The capability of a 
device to function satisfactorily in its electromagnetic (EM) environment 
without introducing intolerable disturbance to that environment, including 
other devices." (Showers et al, 1981)
Fast digital processors usually feature high speed logic and the positioning 
and screening of components and modules within the system must form 
an important part of the design process, if EMC problems are to 
be avoided.
Power supply units are normally mains driven and switched mode power 
supplies operate using high frequency techniques. As the digital 
processing logic generally requires considerable low voltage power, it is 
normal for this logic to be positioned close to its power source in order 
to minimise voltage drop in power leads.
The sensitive front end of a processor may, on the other hand, be 
extremely susceptible to RFI and it is, therefore, advisable that this 
function be very well screened and be situated remote from noisy power 
sources. However, power needs to be supplied to the front end circuitry 
and care must be taken to ensure that minimal interference is conducted 
to this area via supply lines.
Ideally, to minimise risk of EMC problems, each module within a system 
should be contained in a totally enclosed screened case. This approach 
is sometimes necessary. (Howser, 1975) However, this technique does 
tend to complicate other features of the design, particularly thermal 
management and should therefore be avoided if possible.
.4.5.1 Guidelines
The following guidelines are useful when designing for EMC control:-
(a) Ascertain the operating frequency and power levels of all em itters 
and susceptible devices.
(b) Define any critical or potential victim elements.
Ensure that the potential susceptibilities via the power system, 
including grounds, is checked.
Harmonics of potential interference sources must also be 
considered.
Select interference free components, if possible.
Ensure that bonding and grounding is designed adequately.
The grouping, bundling and routing of wiring and cabling should 
be arranged to minimise RFI.
Printed circuits should incorporate plenty of ground plane and be 
adequately de-coupled.
Interference filters should be fitted where necessary.
Partition the system into screened areas according to the level 
of RFI being generated and to the susceptibility of the circuitry.
Design in provision for the use of RFI gaskets and RFI resistant
windows over displays.
In general, the electrical noise generated by circuits increases with 
switching speed. ECL circuits are an exception because they have a 
balanced configuration in which supply current to the gate is the same 
in the ON and OFF states, so that there is no change in current when 
the gate switches.
Although slower, TTL circuitry is about 10 times as noisy as ECL 
circuitry. (Freeman <5c Sacks, 1981)
.6 Thermal Management
Increased logic device complexity combined with reduced component size 
has resulted in a general increase in power density levels within high
speed digital processors. This power density increase has meant that
(c)
(d)
(e)
(f)
(g)
(h)
(i) 
(j)
(k)
natural convection cooling methods are frequently unsuitable and that 
forced cooling must be used.
3.4.6.1 Cooling by Natural Convection
The overall power dissipation within an item of equipment can be 
ascertained by calculating the difference between the energy input and 
the energy output. Although, strictly speaking, it is necessary to take 
account of all forms of energy entering or leaving a system, in practice, 
it is usually adequate with electrical instrumentation to deal with 
electrical energy alone. In many digital signal processing applications, 
the electrical output power is very low compared to the input power, 
and may therefore be neglected in power dissipation calculations.
It has been shown that the surface tem perature rise of an enclosure 
can be estimated by the following expression:-
This relationship is based on a straight line approximation, using Stefan’s 
Law, with an ambient tem perature of 23°C and a surface emissivity of 
0.9. (La Brie <5c Miller, 1980) Measurements on typical electronic 
equipment enclosures, by the Author, have shown that tem peratures at 
the base of the enclosure tend to remain at near room tem perature for 
a considerable time after power is applied, while the tem perature 
increase at the top of the enclosure tends to exceed that predicted by 
a factor of about 2. A possible explanation for this phenomena is that 
convection within the equipment causes the heat to rise and that, to a 
first approximation, there is a linear tem perature gradient from the
Tc K. P 
A
Where Tc
K
P
A
Temperature rise (°C) 
Constant of 125 (°C/W/in2) 
Power dissipation (watts) 
Radiating surface area (in2)
3.4.6.2
bottom to the top of the enclosure. If the mean tem perature rise 
within the enclosure is that predicted by the above expression, then 
it follows that the tem perature rise a t the top of the enclosure will 
be double that mean tem perature rise.
The foregoing is a very simplistic approach. However, when assessing 
whether natural convection will form an adequate means for cooling 
an item of equipment, it is the maximum tem perature likely to be 
encountered which must be considered.
If it appears that the maximum tem perature rise within the equipment, 
using natural convection cooling, will exceed that perm itted by the 
equipment specification, then an additional method of cooling will be 
necessary. The most common approach to providing extra cooling is 
that where a blower or fan is used to achieve forced ventilation.
Forced Ventilation
It has been stated (Tuck, 1974) that the air flow required to cool 
equipment can be estimated by means of the following:-
W x 0.83
T2  - Tj (litres / sec)
Power dissipation (watts)
Ambient tem perature (°C)
Permissible upper tem perature lim it (°C) 
When selecting a blower to provide forced air flow, it is necessary 
to allow for the enclosure's resistance to air flow which is combined 
with the blower's pressure /  flow rate characteristic to ensure that 
the duty point coincides with the required flow rate. (Boschert, 1975) 
Unfortunately pressure drop, in the enclosure, due to air flow resistance
Air flow 
Where W 
Tj
t 2
cannot be easily predicted, if the mechanical arrangement within the 
equipment is complex. It is usually necessary to carry out practical 
measurements, if an exact determination of pressure drop is to be 
achieved. (Koletzki, 1980) A fairly detailed exploration of the process 
of blower selection using performance characteristics is covered in 
"Cooling Fans for Electrical Equipment". (Cane, 1977)
A problem is therefore encountered when attempting to select a blower 
during the design stage, before pressure drop measurements can be 
carried out. The Author has found that if a factor of about 3 is 
allowed on top of the blower's free-air or zero pressure flow ra te , 
then a fairly safe design is generally achieved where there is a high 
packing density of components. This approach may sometimes produce 
an overkill. However, in the interests of reliability, it is better to 
have too much cooling than not enough. The cost of providing the 
extra cooling may well be cheap compared to the cost of hardware 
changes late in the project, or to the cost of additional maintenance.
Although it may be possible to obtain the required air flow by means 
of a single blower, in practice, it is often convenient to use more 
than one in an attem pt to provide an even distribution of air flow 
throughout the system.
Guidelines in the following form, if utilized at the design stage, can 
often prevent severe cost penalties being incurred after the equipment 
has been built.
(a) Do not under-estimate the tem perature rise in equipment, 
especially where fast digital processing systems are using ECL or 
74S series logic.
(b) Do not assume that the average temperature rise is the maximum 
rise within an enclosure.
(c) Arrange RFI screening partitions and the orientation of circuit 
boards to assist cooling and minimise air flow restriction.
(d) Use more than one blower, if necessary, to obtain an even 
distribution of air flow. A degree of built-in redundancy in this 
area may increase initial cost but could well improve reliability 
and reduce cost in the long run.
(e) Utilize air flow deflectors to improve cooling of specific parts 
of the system.
(f) Select and position components on circuit boards so that 
restrictions to air flow are minimised.
(g) Filter the air a t inlets, if necessary, to prevent dust build-up 
inside enclosures.
(h) Consider the effects of blower vibration and noise.
(i) Position air inlets low at the front or sides of instruments and 
outlets high a t the rear to ensure that convection assists cooling 
and to minimise the operator’s exposure to heat and noise.
(j) Consider the implications on forced cooling, if a cover is removed 
from the enclosure for maintenance purposes while the equipment 
is operating.
3.4.7 Reliability of Processors
"Reliability - the characteristic of an item, expressed by the 
probability that it will perform a required function 
under stated conditions for a stated period of time."
British Standards definition (Ask, 1969)
3.4.7.1. Device Reliability Trends
The reliability with which logical functions can be implemented
electronically has increased dramatically over the last 20 years. In 
the mid 1960s, a typical digital integrated circuit operating at 25°C 
ambient tem perature in a laboratory environment, was estimated to 
have a failure rate of 0.02% per 1000 hrs. (Dummer, 1967) In the 
early 1980s, one manufacturer offers an enhanced product logic range 
which yields TTL families with a failure rate of 0.00002% per 1000 hrs. 
(Donnelly, 1981)
3.4.7.2 Parts Count Analysis
The simplest form of reliability analysis for predicting the overall 
failure rate of a system can be performed by counting the components 
in a system, allocating a failure rate to each, and summing all the 
failure rates. This approach considers that all the components are 
in effect connected in series and that the failure of any one component 
• results in system failure. It also implies that all failures are 
independent.
The validity of the parts count failure rate method is largely dependent 
on the accuracy of the failure rate data for the components. 
Theoretical models vary from single numbers to fairly complicated 
equations containing many factors to allow for device complexity, 
product m aturity, etc. (MIL, 1974)
Some organisations utilize failure reporting procedures to enable 
achieved failure rate data figures to be accumulated for future use 
in reliability predictions. There are many sources of failure rate data 
but there seems to be considerable differences in the values of the 
failure rates quoted. The information available appears therefore to
be suitable only for rough estimates. Variations between different 
types of similar components, and between different makes of 
components are so great that a finer differentiation is required. 
(Olsson, 1968)
It has been suggested (Turner, 1981) that failure rate data on integrated 
circuits has been over-simplified and that the common practice of 
using elevated tem perature life testing to predict failure rate a t lower 
temperatures is invalid. It is argued that the several mechanisms 
responsible for failure have different effects a t different tem peratures 
and that the failure rate cannot be simply extrapolated.
The simple parts count analysis may yield a very pessimistic systems 
failure rate as it assumes system failure is the consequence of any 
component failure. If, for instance, a 'mains on' indicator fails on 
an instrument, it may still be possible to use the instrument for its 
normal function - yet the simple reliability prediction would not 
distinguish between the minor fault and say one where the main fuse 
blew and prevented normal operation. A more useful approach appears 
to be to differentiate between component failures and system failures. 
(Whetton, 1980) The simple analysis can, however, be of use when a 
common source of failure ra te  data is utilized to compare different 
systems a t the tendering stage of a project. (Howser, 1973)
There is obviously a wide range of opinion concerning the value of 
reliability predictions where they are based on simple models. It is 
suggested, however, tha t most methods have a degree of usefulness, 
if only to indicate likely weaknesses in a design due to the choice of 
particular components.
3.4.7.3
It is important that the reliability requirements of a system are clearly 
defined in the design specification and, since every design is a 
compromise, a list of priorities for particular features should be given. 
The following list is an example. (Siemaszko, 1970)
(i) Weight
(ii) Range
(iii) Reliability
(iv) Battery life
(v) Simplicity of operation
(vi) Ease of maintenance
It has been suggested (Penver, 1980) that the reliability of a finished 
instrument is more dependent on the quality of the components used, 
than any other particular design features, and that by far the biggest 
reliability problem effecting components in any type of electronic 
equipment, is tem perature. (Arrhenius1 Law states that component 
failure rates double for every 10°C rise in temperature.)
Another factor which can drastically reduce the reliability of 
components is over-voltage. (The 5th Power Law states that 
component failure rate is approximately proportional to the 5th power 
of the applied voltage.)
Check List
The following guidelines illustrate some of the main points which 
should be considered when attempting to design reliable systems:-
(a) Restrict internal temperatures to below 40°C.
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(b) Limit overvoltage stress on components by adequate de-rating. 
In addition, overvoltage protection should be included in power 
supply units.
(c) Keep the design as simple as possible.
(d) Reduce the number of components required.
(e) Minimise the number of inter-connections, particularly a t the 
circuit board edge connector interface.
(f) Contain the effects of RFI by use of screening and filtering 
techniques.
(g) Specify and control assembly and testing procedures.
(h) Perform a simple parts count failure rate analysis to detect 
reliability weak spots in the design.
"However well the equipment is made, 
operated and maintained, 
the reliability achieved in service 
can never exceed the inherent 
reliability of the design."
(Venton, 1979)
System Development
When digital signal processing systems are being designed, it is often 
considered to be unnecessary or uneconomical to plan in detail, or to 
document proposed development procedures. If a new system is using 
’state-of-the-art' devices to attain very high operating speeds, it is 
also possible that suitably fast te st equipment is not commercially 
available. These two situations can give rise to severe problems when 
a prototype system reaches the development stage and may result in 
costs and delays which are often difficult to predict. The problems
may be exacerbated if design techniques or component types are being 
used for the first time.
There are numerous ways in which the operation of a complex, high 
speed, digital signal processing system may be evaluated during 
prototype development. However, initially the parameters requiring 
verification must be ascertained and then methods for implementing 
the checks must be devised.
One approach which has been found to be generally successful for the 
development of digital systems, is to proceed in much the same manner 
as that adopted for the development of analogue processors. In the 
digital case, however, each signal is a binary weighted parallel 
representation of an analogue signal and it is first requisite to convert 
the digital signal to analogue form so as to be easily interpreted. 
This conversion can obviously be achieved by means of a fast digital 
to analogue converter and hence an oscilloscope can be used for 
viewing the signals in the tim e domain. Both steady s ta te  and dynamic 
digital test input signals can then be obtained from an analogue to 
digital converter driven by a conventional analogue signal generator.
3.4.8.1 Basic Checks
Before embarking on an assessment procedure for the digital parts of 
the processor in greater detail, some basic checks and adjustments 
must have been completed. These checks include the normal inspection 
of the equipment, testing for continuity of connections, and screening 
for shorts. Power supplies and the analogue interfaces should be 
calibrated using standard techniques.
The following illustrates a possible development strategy for proving 
the operation of a fairly complex digital system.
3.4.8.2 Functional Development
The operation of each functional block should initially be evaluated 
outside of the card frame so that component connections may be 
accessed easily. If, on a development prototype, integrated circuits 
(ICs) are mounted in sockets, then the modules can be powered up, 
devoid of ICs, so that power rails can be checked unloaded. The ICs 
can then be inserted into the modules in a logical sequence and tested 
for correct operation. It is usually preferable to ensure that all 
control logic is functioning before data sections are checked. The 
flow of data should be traced from the input towards the output. As 
previously mentioned, this data checking can be conveniently performed 
using a DAC and an oscilloscope.
First checks may involve steady state inputs of zero, positive full 
scale and negative full scale. When the d.c. checks have been 
completed, each module should be subjected to simple dynamic input 
tests with inputs in the form of level changes or steps. These signals 
can be derived from the ADC and signal generator arrangement.
If systems do not operate correctly, then more detailed checks must 
be made. These could involve reducing the clocking speed of the 
system to bring it within the speed capabilities of standard digital 
test equipment such as logic or signature analysers. If necessary, the 
clock rate could be further reduced, or even single stepped to allow 
logic level indicators to be used.
When the modules have been de-bugged using these procedures, they 
should again be checked at full clocking rates. Also, the effect of 
inputs of a more complex nature such as sinusoids, squarewaves, etc., 
may be ascertained.
A further, sometimes very informative, check is to raise the clocking 
frequency above its nominal value until the circuitry ceases to operate 
correctly. This provides an indication of the magnitude of 
timing margins.
3.4.8.3 Complete System Proving
When all the functional operations have been checked outside the card 
fram e, each module should be operated within the frame. The system 
should be gradually built up to a fully operational s ta te  by progressively 
inserting modules and checking for correct operation. It is normally 
convenient to s ta rt a t the system input and work towards the output.
When the complete system is operating, more sophisticated 
measurements may be made using spectrum analysers, etc.
3.4.8.4 Implications of Methods
The system atic approach so far described, can be relatively simple to 
implement. However, it will be evident that the development of large 
digital systems is seldom achieved with such ease. The utilisation of 
the suggested procedures depends on certain fundamental decisions 
having been made during or before the design phase of the project. 
One essential point is that a definite development strategy must have 
been adopted. This will have entailed the planning of development
procedures and the designing of necessary features into the system 
to facilitate  the use of the procedures.
System development procedural documentation is also necessary if the 
development of any complicated system is to proceed in an orderly 
and efficient manner. The procedures must be determined and written 
in an easy to follow format. They should be comprehensive enough 
to detect likely faults and should be generated by the systems design 
team, as they are probably the only personnel at the early stages of 
the project who are likely to have sufficient detailed knowledge of 
the system operation. It is frequently helpful if flow charts are 
produced defining decision points. Additional separate notes can be 
included to prevent flow charts becoming over cluttered with detail.
Sketches of expected output waveforms, with timing tolerances added, 
should be incorporated as part of the development schedule. The 
procedures should be aimed at using the least complicated diagnostics 
equipment possible.
3.4.8.5 Guidelines
The following guidelines illustrate a few design principles and some
of the features which can be designed into a system to aid the process
of system development and to reduce life cycle costs.
a) The system should ideally be partitioned into modules on a 
functional basis. Thus the validity of output signals from the 
modules, for various input conditions, can be readily ascertained 
and the causes of errors relatively easily diagnosed.
b) It follows from (a) that module size should be sufficient to 
accommodate one or more complete mathematical functions, 
e.g. a digital filter.
c) Interconnection points between modules should be selected so that 
signals at the interface are at as low a frequency as possible. 
It may be that the processing rate of signals, part way through 
a function is considerably higher than it is at the input or output. 
This situation occurs in digital filters and correlators where each 
input sample may require to be multiplied by several hundred 
weighting coefficients.
d) Each module should be designed to operate by itself without 
dependence on other modules. This implies that each module 
should contain its essential control logic. However, it is normal 
to make provision for the synchronisation of the control logic to 
an external source when required.
e) It should be ensured that the tolerances on any control or 
synchronisation signals, which pass from one module to another, 
are such that correct operation will result when a module is 
connected to the back wiring plane by means of an extender card. 
Data signals should be suitably buffered to guarantee validity if 
similarly routed to the back plane.
f) When only one development prototype system is being produced, 
it can be a distinct advantage if it contains more than one module 
of each type so that reference testing methods can be used or 
so that trouble shooting can be eased by the interchange of 
modules. Careful partitioning can often make this possible.
g) All integrated circuits in development prototypes should be 
mounted in good quality IC sockets. This allows these components 
to be removed so that sections of the circuitry can be isolated 
for fault diagnosis and circuit development.
h) System development, production testing, and field servicing, can 
usually be simplified if the number of different types of integrated 
circuit is minimised.
i) The mechanical arrangement of modules and power supplies, etc., 
should be such that adequate access is permitted to all parts of 
the system without the need for major dismantling.
j) Components on modules should be located so tha t sufficient space
is allowed for system development and for the attachm ent of test 
clips and probes.
k) Adjustable devices, such as trimming potentiometers, should only
be used when absolutely necessary. If they are utilised, they 
should be accessible when modules are mounted in the card frame.
1) Output and input connections for each block of functional circuitry
should be accessible for monitoring and signal injection purposes.
m) Access should be provided to all control lines for monitoring and
synchronisation.
n) Provision should be made to permit the application of externally
generated clocking stimuli. This is necessary if reduced speed 
operation is to be used for fault diagnosis, or to allow simplified 
checking of the very high speed sections mentioned in (c).
o) All control logic should be based on positive sequence techniques.
This means that single stepping of the system clock can be carried 
out without risk of the loss of control sequence, 
p) Free running or asynchronous clocks should not be included on
modules, unless there is a means of synchronisation for use during 
the development period, 
q) The operation of the entire system should be subject to an external
reset signal. This signal, when applied, should ensure that all 
data accumulators and all control circuits are cleared or restored 
to a precisely defined initialisation state.
One effect of applying guidelines (a), (b), (c) and (d) is the minimisation 
of the number of backplane connections between modules. This 
simplifies the manufacturing as well as the development process. 
Guidelines (a), (k), (1), (m), (n) and (q) are important, if reference 
system checking is to be used. When systems incorporating adaptive 
processes are being developed, guidelines (n), (o), (p) and (q) are 
particularly relevant. It is worth noting that all the guidelines can 
be useful during the development stages, and that the majority are 
also beneficial when production, test, and field servicing activities 
are being undertaken.
Conclusions
As digital signal processing systems evolve with ever increasing 
complexity, using components of higher scales of integration and 
greater speed capabilities, the development of the systems, for real 
time operation, can become more and more difficult. However, if 
appropriate design methodologies are used, possible problems can often 
be predicted and averted, resulting in savings in time and effort.
It is therefore suggested by the Author that many advantages are to 
be derived from well planned design, development and manufacturing 
procedures, and that these more than justify the costs incurred.
The act of generating a development procedure can highlight aspects 
of the system which would prove difficult to check out, unless specific 
diagnostic facilities had been designed into the system. These facilities 
are normally far easier to introduce at the design stage than to 
incorporate later. The development procedures may also form the 
basis for production testing and maintenance.
C H A P T E R  4
APPLICATION OF METHODOLOGY
4.1 Introduction
There are many signal manipulating operations in the field of signal 
processing which can be covered by an instrument capable of extracting 
bands of signals from one part of a spectrum and shifting them to 
another. Such an instrument is particularly useful if it is capable of 
retaining the waveshape of the signals involved. If such an instrument 
is used, for example, as the preprocessor for a fast-Fourier transformer, 
it renders unnecessary any pre-phase corrective action. Alternatively, 
if used in a digital communications environment, such a characteristic 
makes post HR filter correctors unnecessary.
In order to make the instrument of value in an operational 
communications environment, it is necessary for it to be able to operate 
in real-time. A particular client was already using frequency 
transposition systems based on analogue signal processing techniques, to 
cover the range 50 Hz to 20 KHz, but attem pts by a communications 
company to increase this to greater than 1 MHz had apparently met 
with failure. However, the performance capabilities of digital correlators 
and filters, developed a t the University of Surrey, (Howser, 1975) 
(Bywater et al, 1977) and (Appendix 2), using real time digital signal 
processing techniques, suggested that a digital approach might be 
successful.
A specification was submitted by the client to enable a design/feasibility 
study to be undertaken. The main features of this specification are 
described in the following section.
4.2 BASIC REQUIREMENTS
4.2.1 Statement of Intended Use
The Frequency Changing Unit was intended to cover a number of 
requirements, including the following:-
(a) As a replacement for another instrument, some components of 
which have been declared to be obsolete. The original instrument 
provided transposition within the frequency range from 50 Hz to 
20 kHz. The range of the new instrument was to extend to
1.5 MHz or higher.
(b) For the transposition of baseband signals, from line or tape 
recordings, to a centre frequency of 100 kHz - a common input 
carrier frequency for a variety of signal processing equipments.
(c) As a transposer for the reverse of (b) above - from 100 kHz 
(a common receiver IF) to baseband - to ensure accurate frequency 
registration of baseband signals; it was intended to achieve good 
frequency precision and to include a high quality filter for 
minimum distortion.
(d) For the correction of frequency registration of baseband signals, 
when a baseband tape recording had already been made of an 
output from a mistuned receiver. A frequency shift of as low as 
10 Hz may have been required.
(e) As a transposer/filter to select a band of frequencies, for example 
a single channel, from a wider band source, such as a wideband 
tape recording, and present the selected band as a baseband signal,
or as a band of frequencies anywhere within the range of the 
equipment.
(f) Although primarily conceived as a self-contained operational 
equipment, certain connections were to be made available a t the 
rear of the unit to permit extension of its use for laboratory 
experiments by providing -
(i) Two independent, stable, low frequency synthesisers, each 
with 1 Hz resolution and in-phase and quadrature outputs 
(it was anticipated that these outputs would consist of 
stepped waveforms rather than true sinusoidal forms).
(ii) The ability to connect a matched pair of laboratory standard 
filters in place of the internal low pass filters for the 
separation of very narrow bandwidth channels.
Original Specification
(1) General Engineering Instruction No. 9, Issue 2, dated May 1971, 
will be considered to form part of this Specification. 
Interpretations of meaning will be determined by the Technical 
Authority.
(2) Environmental Tests shall comprise only those tests taken from 
DEF-133, Part II, Paragraph 4.3, Table LI, which are listed below:-
TEST 1 : Visual Examination
TEST 2 : Dry Heat Test - Test !A' only
TEST 3 : Damp Heat Test
TEST 9 : Visual Examination
(3) Drawings shall be prepared in accordance with Specification 
No. MD 0092, Issue 1, dated July 1973.
(4) The instrument shall be constructed as a single rack mounting 
unit of standard 19 inch form with an integral power supply
capable of operating from a 110/220V, 50/60 Hz AC mains input. 
Circuits should be designed using plug-in circuit boards to GEI 9.
(5) The front panel height shall be a multiple of l£ inches to suit 
existing standards, but preferably not greater than 5£ inches. The 
depth of the unit shall not exceed 18 inches.
(6 ) All input and output connectors shall be fitted to the rear panel 
of the unit.
(7) The connector used for the mains input, its pin allocation and 
orientation, shall be as defined in GEI 9, paragraph 4.8.1.
(8 ) Signal connectors shall be of the 50 ohm BNC pattern defined in 
GEI 9, paragraph 4.8.2.
(9) Extension boards shall be designed and supplied to enable fault 
diagnosis and functional testing to be undertaken whilst power is 
applied. Screened wiring should be used where necessary, to 
reduce spurious effects which might occur on sensitive lines when 
using the extension. Separate conductors of low resistance should 
be used for power connections, if it is found that critical 
adjustments are affected by voltage drop in the printed 
connections.
(10) The transposition technique to be used has been agreed as that 
employed in an existing Quadrature Filter Unit, but separate, 
tunable oscillators, driving the input and output multipliers 
(mixers), will provide the variable transposition facility. Low 
pass filters, operating between the input and output multiplier 
stages, will provide a selection of bandwidths by means of ganged 
switching. Oscillators will be tuned by means of uncalibrated 
front panel controls and their frequencies indicated using two 
flicker free, seven digit, illuminated displays. The displays shall 
be updated a t least once per second. In designing the oscillator
tuning controls, and counting circuits, the aim should be to provide 
an operator with the means to change frequency settings simply 
and within the specified resolution, without the need for critical 
adjustments of the controls.
The dynamic range a t the input to the first mixer stage shall not 
be less than 30 dB.
The unit is required to handle input signal amplitudes between 
20 mV rms and 10V rms (54 dB). An input amplifier shall be 
supplied and a front panel gain control (labelled INPUT GAIN) 
shall be fitted to enable the input signal level to be adjusted to 
lie within the (30 dB) dynamic range of the first mixer input. 
Input Impedance - not less than 10K ohms.
Irrespective of the setting of any front panel control, input 
voltages of up to t  30 volts, continuously applied, shall not cause 
damage to the equipment.
A simple tuning indicator, comprising a small (2 inch) CRT display 
is required to enable an operator to set the first oscillator 
frequency to the frequency of a carrier, sub-carrier or pilot tone 
present in the input signal. (Monitoring of the quadrature outputs 
of the first pair of mixers by X and Y deflection is suggested). 
Present gain adjustments for the X and Y deflection amplifiers 
shall be provided and be accessible from the rear. When the 
gain adjustments are correctly set, deflection to the edge of the 
screen shall indicate that the upper limit of the dynamic range 
of the first mixer inputs has been reached.
Oscillator Frequency Range - 100 Hz to 1.5 MHz. Although no 
special effort is to be used to increase the range specified above, 
any extension which can be achieved without undue increase in
cost, complexity or a t a sacrifice of other parameters, should be 
discussed with the Technical Authority.
(17) Oscillator Frequency Stability -  better than 1 part in 1 0 ^ is 
required at the highest frequency to satisfy the 1 Hz resolution 
but, if necessary, the specification can be relaxed for lower 
frequencies. Any relaxation should be discussed with the Technical 
Authority.
(18) Oscillator Frequency Resolution -  1 Hz.
(19) Mixer circuits shall be chosen or designed to require the minimum 
of adjustments (preferably none) for the compensation of non- 
linearity, offset or drift.
(20) The prime consideration in the determination of the low pass 
filter rate of cut off is the ability to reject the unwanted sideband 
of an ISB signal. Since the LPFs are to operate on what is 
effectively a baseband signal, this consideration leads to the 
requirement for a 48 dB per octave of bandwidth filter 
characteristic. Two identical ganged filters are required switched 
to provide the following bandwidths.
(21) Low Pass Filter Bandwidths are to be in three ranges, each of 
eleven positions are preferred to cover from 50 Hz to 50 kHz. 
Range 1 (Hz) - 50, 60, 80, 100, 120, 160, 200, 240, 320, 400, 500 
Range 2 - 10X Range 1
Range 3 -  100X Range 1
The Technical Authority will consider alternative arrangements 
to the above ranges, if front panel layout or component availability 
makes this necessary, but the overall range and cut-off ra te  
requirements are firm.
(22) The main unit output shall be the frequency changed signal.
(23) Auxiliary connections shall provide in-phase and quadrature outputs 
from each oscillator (four in all).
(24) Auxiliary outputs shall be provided from the first mixer (two). 
Auxiliary inputs shall be provided to the second mixers (two). 
Connections to the sockets shall be established through a ganged 
changeover switch to enable the internal Low Pass Filters to be 
disconnected and an external equipment to be substituted.
(25) All outputs shall be provided with buffer amplifiers which should 
be capable of sustaining a short circuit load indefinitely without 
damage. In addition, a short circuit load connected to any 
oscillator buffer output shall allow the frequency changing function 
to continue within specification limits.
(26) The output amplifier for the frequency changed output shall be 
provided with a front panel gain control (labelled OUTPUT GAIN). 
With the gain control set to maximum and the first mixer driven 
to the upper limit of its dynamic range by a sinusoidal waveform 
at any frequency within the specified range, the output level shall 
not be less than 2V rms.
(27) Each oscillator output amplifier shall have a fixed output level of 
1 volt nominal, throughout the specified frequency range.
(28) Each first mixer output amplifier shall have a gain of unity, and 
have similar characteristics to preserve the balance between the 
in-phase and quadrature channels when used with external 
matched filters.
(29) Each amplifier shall have an output impedance of 50 ohms + 10%.
(30) The Design Authority is to assume a gain of unity for the external 
low pass matched filters, hence the normal second mixer input 
level will equal the/ first mixer output level.
(31) Overall performance will be assessed with the INPUT GAIN, 
OUTPUT GAIN and BANDWIDTH controls a t their maximum 
settings.
(32) Noise (to include all unwanted outputs which are not dependent 
on input level or frequency). With the sinusoidal input signal, 
whose amplitude is sufficient to operate the first mixer inputs 
at the upper limit of their dynamic range, and whose frequency 
is chosen to give a frequency changed output a t the centre of 
the pass band, the output level shall be a t least 55 dB above the 
total noise level measured a t the output when the input is replaced 
by a terminating impedance equal to the input impedance of the 
unit. This performance shall be achieved when changing between 
any two centre frequencies within the specified range of the unit.
(33) With any two simultaneously applied sinusoidal input signals within 
the specified range of the unit, whose combined amplitude is 
sufficient to operate the first mixer inputs at the upper limit of 
their dynamic range, and whose frequency changed outputs lie 
within the passband, any individual inter-modulation product 
appearing a t the output shall be a t least 45 dB below the level 
of the wanted output signal.
(34) With an input signal as described in para (30) above, any unwanted 
frequency component a t the output, due to other forms of non­
linear distortion, shall be a t least 45 dB below the level of the 
wanted output signal.
4.2.3 Changes suggested by Client
The client stated that this specification had been written after the 
introductory talks with the original contractor and therefore included 
specification limits, physical dimensions and special features which were
appropriate to  the analogue methods proposed at that time for the 
realisation of the hardware.
He suggested tha t although the block diagram of the approach to the 
problem should remain the same, the all-digital methods would make 
nonsense of some parts of this specification and would mean changes 
in some facilities and characteristics. The following detailed comments 
were made with respect to items 4.2.1 and 4.2.2.
Items (4.2.1)
(a) to  (e) Still apply.
(f) Although these facilities could be provided at little
extra cost in the analogue version, they were not
essential requirements and therefore should be
ignored for the digital approach.
Items (4.2.2)
(1) to (9) Generally apply but changes may be possible by
agreement later.
(10) Loose interpretation would be acceptable,
particularly regarding frequency display method.
(11) Hoping for more.
(12) to (14) Still apply.
(15) Desirable but must be re-thought.
(16) to (18) Yes.
(19) Hopefully this aspect will disappear.
(20) & (21) Alternatives could be discussed.
(22) Of course.
(23) Unlikely.
(24) Not really feasible and not necessary.
(25) Still a requirement where meaningful.
(26) Yes.
(27) (28) <5c (30) Means generally nonsense for the digital approach.
(29) Yes.
(32) to (34) The figures (dB) should be as high as possible, but 
must be reconsidered in the light of investigations.
Additional items and alterations required by the client were:-
(35) Group delay to be less than 10 pS over any 50 kHz band.
(36) Internally generated noise to be less than one LSB of the 
ADC.
(37) Although the need for computer control was not paramount, 
it would be sensible to include this feature if the additional 
cost did not exceed 1 0 % of the total value of a production 
model.
(38) All integrated circuits to be mounted in IC sockets to ease 
maintenance.
(39) Bandwidth 50 Hz to 40 kHz (to 50 kHz only, if easily 
achieved).
(40) Dynamic range not to be less than 45 dB (but 50 dB 
preferred).
4.2.4 Further Agreed Technical Features
A design study of the client’s requirements was then carried out and it 
was believed that the resulting system proposal would satisfy most of 
those requirements. However, before effort was committed to the 
detailed engineering design, it was necessary that agreement be sought 
on all outstanding technical features.
1.5 Target Specification
After the initial study and several iterations of discussions with the
t
client, the following evolved as the general target specification for the 
development prototype.
(i) Frequency Range
Incoming Signals: 0 - 1.249999 MHz (bandlimited a t source)
Outgoing Signals: 0 - 1.249999 MHz
(Reduced from 1.5 MHz due to data conversion device limitations)
(ii) Centre frequency setting precision (fj for incoming and f 2  for
outgoing signals) + 1 Hz. 1
(iii) Operation: real time.
(iv) Bandwidth of selected incoming signal: (f3 ) settable in 64 steps 
from 50 Hz to 50 kHz in a roughly geometric progression.
(v) Input/output analogue requirements
(a) Input impedance: 10 K ohms minimum.
(b) Input voltage range:
Between 20 mV rms and 10 V rms (nine ranges).
(c) Input gain:
Controls to provide continuous cover of the input range.
(d) Input overload: Protection against voltages up to t  30 V DC.
(e) Input level indication: To indicate when }  and 7/8 full
scale input levels are being exceeded.
(f) Output impedance: 50 ohms.
(g) Output voltage: t  2 V maximum.
(h) Output: to be short circuit proof.
(vi) Overall Performance
(a) Output noise: a t least 55 dB down (no input signal)
(b) Spurious Outputs: a t least 45 dB below the wanted output
signal (Input - full amplitude sinewave).
(c) Intermodulation distortion;
at least 45 dB below the wanted output signal.
Data Entry
(a) Manual Status
Decimal keypad to set i \ 9 f2 and i y  Set values of fj and 
f 2  to be incremented using a logarithmic response ’joystick1. 
Bandwidth to be set using the keypad only. Any bandwidth 
between 50 Hz to 50 kHz to be acceptable but the actual 
bandwidth adopted (and that displayed) will be the nearest 
one to that keyed in of the 64 that the system makes 
available. Selection of f j ,  f 2  or to be by push buttons 
placed close to displays of f j ,  f 2 , i y
(b) Remote Status
3 words to be used to define f j ,  f2  and f 3  using a 24 bit 
negative logic TTL compatible interface and double 
handshake mode of protocol. Each word to have an 
identifier so that the order of receipt of f j ,  e tc ., to be 
unimportant. Words may be sent separately just to change 
one parameter, if necessary.
(c) Spectral Inversion of Output
The output frequency (f2 ) synthesiser shall be able (under 
control of "INVERT") to supply -sin W2 t  as an alternative 
to sin W2 t  to the lower baseband f 2  multiplier. This will 
have the same effect as making the digital output summer 
into a subtracter for output spectral inversion. The INVERT 
signal will be derived from an illuminating PUSH-PUSH 
panel control when the machine is in "manual status" or
by the condition of bit 21  of the "f2 M word for computer 
originated data when the machine is in "remote status".
(viii) Electrical Interface to  Host Computer 
Negative logic TTL compatible 24 bit parallel.
(ix) Operating Temperature Range 
0°C  to 40°C.
(x) Mechanical /  Power Supplies
Rack (19") mounting equipment practice.
Top to bottom external dimension 1 0 |"  (maximum)
Front to back external dimension 21" (maximum)
Power supplies to be internal for operation from 240 V, 50 Hz 
mains.
4.2.6 Transposition Method
The specified method of frequency transposition is shown in figure 4.1. 
Selection of the appropriate input band is achieved by initially performing 
a quadrature carrier to baseband conversion of the original signal. Two 
multipliers are used to modulate the incoming band with the sine and 
cosine waveforms of the selected input centre frequency. The resultant 
spectra are passed through a pair of identical low pass filters of suitable 
cut off frequency. The frequency limited baseband signals are then up- 
converted to a new centre frequency, by the use of another pair of 
multipliers, which mix the baseband signals with the sine and cosine 
waveforms of the selected outgoing centre frequency.
Because quadrature down conversion is used, the cut-off frequencies of 
the low pass filters are just half the bandwidth selected. Addition of 
the two up-converted signals causes the inverted spectrum to be cancelled 
while the erect one is doubled.
The precision with which the cancellation of the inverted spectrum takes 
place is dependent on the real and imaginary signals undergoing identical 
transmission over the two processing channels.
This means that the up and down conversion sine and cosine reference 
waveforms must maintain a precise phase difference of 90°, over the 
complete range of permissible centre frequencies, under all operating 
conditions. Also, the low pass filters must have identical phase and 
amplitude characteristics. When the double heterodyning approach is 
used, any local oscillator non-linearities can result in spurious spectra 
being generated.
These stringent requirements for precise phase and amplitude tracking 
in the two channels, over the frequency range of the transposer, appeared 
to be beyond the capabilities of analogue processing technology. 
However, with digital systems, appropriate choice of word length can 
provide the required accuracy and, as stated in Chapter 1, digital systems 
can be made very stable and repeatable in performance.
One main problem area identified during the design study was the 
provision of the very high performance filters which would be necessary 
for selecting the required band of frequencies. It was decided a t an 
early stage, based on the earlier work at the University of Surrey 
(Bywater e t al, 1977), that all filtering would be carried out using real­
time non-recursive, finite-elem ent methods. This approach could yield 
very low inband ripple, steep roll off characteristics, and high precision 
group delay.
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Digital Implementation of Transposer
Digital Approach
The proposed digital implementation of the system illustrated in 
figure 4.1, is shown in figure 4.2, and its operation is as follows:- 
The incoming band of signals is sampled by an analog- 
digital converter and transformed to folded baseband 
by frequency synthesiser/multiplier combinations.
The synthesisers provide sine/cosine waveforms 
corresponding to the incoming centre frequency. The 
baseband conversion method permits the desired out- 
of-band rejection to be achieved even when the 
incoming signals are in the region of 1 MHz and yet 
only a 50 Hz wide band is to be selected. A by­
product of the use of quadrature techniques is that 
the re-assembled output, centred on the outgoing 
frequency, can have its spectrum either normal, or 
inverted, in the frequency domain, if the up 
converter is provided with + sin W2 t»
The transposer is required to operate with input frequencies extending 
to over 1 MHz, and the sampling rate at the ADC must be such that 
when its output signal is multiplied by the local oscillator output, the 
upper conversion frequency products will not be aliased into the band 
of interest. It therefore follows that the sampling rate at the ADC 
must be a t least four times the maximum input frequency. Using this 
criteria, the design study had indicated that commercially available 
"state-of-the-art11 ADCs, with the required resolution would limit the 
permitted input frequency band to 1.25 MHz. This is why 1.25 MHz 
was quoted in the target specification rather than the original 
requirement of 1.5 MHz.
Figure 4.2 shows that the low pass filtering entails a combination of 
three modules: the Anti-aliasing Filter (AAF), Low Pass Filter (LPF), 
and Linear Interpolator (LI).
The digital low pass filter is arranged for operation a t a maximum 
sample rate of 200 KHz to permit acceptable performance to be achieved 
a t band widths of 50 KHz.
The cut off characteristics of a digital filter can be varied according 
to its sampling rate and hence it is theoretically possible to use the 
same filter a t different sampling rates to cover the 64 required 
bandwidths. At each bandwidth, the normalised gain to frequency 
characteristic will be constant when referred to the particular sampling 
rate.
For satisfactory operation, the digital filter must be presented with 
input data which will not introduce aliasing problems. An anti-aliasing 
filter has therefore been introduced to remove spurious conversion 
products and reduce the sampling rate of the input data to the digital 
filter.
Due to sampling rate  incompatibility, it is not possible to connect the 
output of the digital low pass filter directly to the up conversion module 
which is operating a t 5 MHz. The relatively low sampling rates from 
the digital filter would appear as "gross zero order hold" errors when 
seen a t 5 MHz and would result in unwanted up conversion products. 
These products can be reduced by about 40 dB if suitable interpolation 
is introduced between the low pass filter and the up conversion stages.
This interpolation fills in the missing 5 MHz samples by a simple linear 
approximation process.
Although the specification of the transposer interface appears 
straightforward, to provide an easy to use manual interface, plus a 
suitable computer interface, makes the interface requirements between 
the processor and the outside world quite complex. It was decided early 
on that a microprocessor based interface would satisfy such requirements. 
It would provide flexibility of operation, easy trapping of anomalous key 
entries, validation of computer based commands and a monitoring facility. 
However, although a microprocessor could be used to advantage as 
indicated, it was clear that the bulk of the fast digital signal processing 
would have to be performed using high performance, hard wired logic.
4.3.1 Data Conversion
The specified overall performance of the frequency transposer indicated 
that processing should be carried out a t a minimum resolution of 1 0  bits.
4.3.1.1 Analogue to Digital Conversion
The fastest commercially available 10 bit ADC with a performance 
approaching that required for the system was limited to a sampling rate 
of 5 MHz.
This device was modular in construction, TTL compatible, and had been 
in production for several years. Unfortunately, however, although the 
throughput ra te  was adequate, the aperture time was too long to permit 
the resolution of a 1.25 MHz full scale sinusoid to within t  i  USB.
Discussions with the ADC suppliers revealed that they were prepared 
to enhance this parameter to a level commensurate with the required 
performance. An additional minor change would also allow the operating 
tem perature of the device to be raised from a maximum of 50°C to 60°C.
As it appeared that the only available device was already single sourced, 
it was considered that a special variant would not significantly jeopardize 
the development project, particularly as spares were being provisioned. 
It was also apparent that high performance monolythic ADCs were being 
developed, and it was anticipated that these would be used on production 
versions of the transposer. However, full agreement was sought with 
the client before this arrangement was accepted.
The input requirements of the ADC were + IV full scale (nominal) with 
a 3:1 variation by means of a gain control input. Outputs were all TTL 
compatible and were used to directly drive the down conversion system. 
The ADC operation is initiated by a positive going strobe input which 
is derived from the up conversion system module. When a conversion 
has been completed, a data true signal is generated. This signal is used 
as a basis for the main timing of the whole transposition system. The 
outputs of the A/D converter are monitored by a circuit comprising 
"exclusive or" gates, "nor" gates and monostables which drive system 
input level indicators.
4.3.1.2 Digital to Analogue Conversion
The system output noise specification dictated that the resolution of 
the DAC be greater than 9 bits. There were many devices available 
which would easily meet the system requirements. However, it was 
considered that a modular unit from the same supplier, as the ADC, be
used. This would allow the ADC and DAC to be initially tested ’back 
to back' so that any discrepencies in performance would only need to 
be referred to one manufacturer. The single sourcing constraint remained 
but this particular device would probably only be used on the development 
prototypes.
The digital to analogue converter is mounted on the analogue board 
along with the ADC. Analogue signals from the DAC are amplified by 
means of a wide band amplifier. This output amplifier is set to give 
a gain of 2 when terminated in 50 ohms and is connected to the system 
output via a 5th order Bessel filter which has been designed to  give 
nearly constant group delay over the output frequency range.
».2 Signal Preconditioning
An initial attem pt was made to design the input signal preconditioning 
system based on the target specification for the transposer, combined 
with the input specification for the selected analogue to digital converter. 
The primary requirements were to provide a system input impedance of 
10 K ohms and an output impedance of 50 ohms in conjunction with 
amplification and nine settings of attenuation.
The preconditioning circuit originally suggested comprised a unity gain 
buffer amplifier with a 10 K ohms resistor connected between its input 
and ground to provide the required input impedance.
The output of this amplifier was connected to one pole of a nine position 
two pole switch. This switch was to be used to select either a direct 
link or any one of eight pi attenuation networks and to connect the
attenuator output to an amplifier of sufficient gain and output impedance 
to drive the analogue to digital converter.
The detailed design of this arrangement was started but was then 
deferred, as the development engineer had encountered difficulties in 
locating a suitable buffer amplifier that would provide acceptable 
performance over the full 80 dB dynamic range of the system input.
When the need for the preconditioning circuit became urgent, the Author 
took over the design and proceeded to apply some of the principles 
outlined in Chapter 3.
The process of attempting to reduce the number of components by 
simplification of the implementation of a function was initially applied 
to the stepped attenuator. Whereas the original proposal required eight 
pi networks entailing some 24 resistors and a double pole switch, it 
appeared that a far simpler approach would be to use a simple potential 
divider resistor chain and a single pole selector switch. The process of 
further reducing components by sharing functions could also be applied. 
In this case the input impedance requirement could be provided by the 
attenuator chain. If the attenuator is placed at the front of the 
preconditioner, and the total value of the resistor chain is set a t 10 
K ohms, then this could appear as the input impedance of the system. 
However, the input impedance must remain constant irrespective of the 
attenuator switch setting and therefore loading on the switch output 
must be negligible.
This can be achieved by utilizing the high input impedance of an amplifier 
when it is operating in the non-inverting mode. By selecting a suitable
amplifier and associated resistors, it would then be possible to match 
the analogue to digital converter input characteristics.
A further requirement stated in the target specification was the ability 
to withstand input voltages up to + 30 V. This protection could be 
provided by connecting back to back diodes from the amplifier input to 
ground. Input overload current limiting could be achieved by part of 
the attenuation network as shown in Figure 4.3.
It appears that the application of the techniques of simplification and 
sharing of functions can significantly improve a design by reducing the 
number of components required to implement that function. In this 
case, there was a factor of two reduction in number of amplifiers, 
switch contents and passive components. In addition, the problem of 
the unavailability of a suitable amplifier to meet the requirement of 
the buffer in the original design, was also overcome.
The reduction in the number of components in a system carries with it 
the advantage that, in general, there will be an accompanying reduction 
in number of connections and this can lead to further savings in assembly 
cost and improvements in reliability.
In the originally proposed two amplifier design of input stage, it had 
been intended that the amplifiers and associated components, including 
the switch, should be mounted on a printed circuit board. The printed 
circuit board was to have been fixed within a screened metal box with 
the switch rod protruding for attachm ent to a control knob on the front 
panel.
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There would therefore be the need to ensure that no mechanical 
alignment problems occurred when the circuit board was fixed within 
the box and the box was attached to the front panel. A further 
complication would have been the requirement for a heatsink on the 
output amplifier.
Once the decision had been made to scrap the original design and simplify 
the circuitry, it became possible to avoid the use of a printed circuit 
board. It was arranged tha t the switch be mounted directly onto the 
casing of the screened box. Likewise, the amplifier which was packaged 
in a T 03 style casing was attached via insulating washers to the metal 
casing of the box. The box therefore provided not only the support 
function but also that of heat sinking. Function sharing could even be 
taken a stage further, as all passive components could be mounted 
directly onto the robust connection pins of the attenuator switch and 
amplifier. The pins of these devices now provided both connection and 
support functions which adequately met the environmental requirements 
of the system.
When the signal preconditioning stage was designed in detail, assembled 
and tested, it was found to provide adequate performance for the 
application.
In summary, Table 4.1 illustrates some of the advantages of the approach 
taken. It is suggested therefore that application of the guidelines 
resulted in a significant cost reduction and at least a factor of two 
improvement in failure ra te  for this small but critical element of the 
digital frequency transposer. A full description of the input stage design 
is given in Chapter 5.
Original Final
Item Proposal Version
Amplifier 2 1
Switch contacts 20 10
Attenuator resistors 24 10
Soldered connections 102 50
Printed circuit board 1 0
& mounting arrangement
Heatsink 1 0
TABLE 4.1 Number of Components required
4.3.3 Digital Devices
From the s ta rt of the frequency transposition project, it had been 
realised that a key area would be the provision of high performance, 
low pass filters suitable for the selection of the frequency bands being 
transposed. These filters were required to be variable over 64 settings 
of system bandwidth between 50 Hz and 50 KHz. They were also 
required to exhibit linear phase/frequency characteristics.
4.3.3.1 Background Experience
Previous research at the University of Surrey, however, had indicated 
the feasibility of achieving the required performance by means of real­
time digital signal processing techniques. The first implementation of 
a finite impulse response, non-recursive digital filter had occurred at 
Surrey when a flexible, digital, 100 point correlator (Howser, 1975) had 
been programmed with appropriate coefficients and used as a low pass 
filter. There had then followed a series of developments of specialised 
digital filters. (Bywater et al, 1977 and 1978)
Although the sampling rates of these filters were only about one 
twentieth of that required for the transposer, their characteristics 
(figure 4.4) indicated that if techniques, such as pipelining, were used 
to increase throughput rate, then the required performance could be 
achieved.
4.3.3.2 Proposed Design of Filter
An implementation (figure 4.5) based on one of the previous designs was 
therefore proposed, and an early simulation (Williamson, 1978) had 
suggested at least 1 0 0  filter coefficients would be required to achieve 
the desired filter shape factor. As the filters were to be arranged to 
accept input samples a t rates of up to 200 KHz and, as during each 
sample period, all 1 0 0  coefficients would have to be processed, it 
appeared that there would only be 50 nS available for each coefficient 
multiplication. Fortunately, however, these requirements were not quite 
as severe as they initially appeared, as in order to obtain the desired 
group delay characteristics, the coefficients were to be arranged in 
Cosine symetric form. This meant that as only 50 different coefficient 
values were involved, a total of 100 nS could be allocated for the 
processing of each coefficient.
The operation of the proposed digital filter is, therefore, as follows:- 
Samples from the anti-aliaising filters are applied to the inputs of the 
digital filters a t rates which are dependent on the bandwidth selected. 
When a new sample is presented, the digital low pass filters are arranged 
to route the sample into similar addresses in a pan* of RAM stores. 
(Wyland, 1974) One RAM store is then read sequentially from ascending 
addresses, while the other RAM is read from descending addresses. At 
each new address the outputs from the RAMS are added and the sum
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Proposed Filter Design
is used as an input to the coefficients multiplier. The filter coefficients 
are contained in programmable read only memories (PROMS).
The PROMS form sequentially addressed look-up tables (McDowell, 1975) 
and are arranged to supply the coefficients, suitably scaled, to the 
multiplier. The multiplier output is then de-scaled and accumulated 
over 50 iterations.
4.3.3.3 Device Technology
The previous implementations of digital filters had been based on 74 
series SSI/MSI TTL logic, plus bipolar PROMS. The increased speed 
requirements of the new digital filter were insufficient to justify the 
use of ECL, with its relatively high power requirements, limited range 
of functions and incompatibility with other logic. It was, therefore, 
decided initially that the processing would be based on the 74 series 
logic family and its derivations 74LS, 74S, etc., while bipolar 6300 series 
PROMS would be used to contain the coefficient data. A design using 
this level of complexity was originally proposed in the design study. 
(Matley e t al, 1978)
It has been suggested (3.4.1.3) that life cycle cost advantages could be 
gained by using the highest levels of complexity available for the 
implementation of groups of functions, and a search was therefore made 
with this objective in mind. The search revealed that the only devices 
which appeared promising, were some monolithic LSI, 12 bit x 12 bit, 
multiplier chips, operating with a power dissipation of 1 watt. However, 
a more detailed examination of data sheets indicated that these devices 
were not quite fast enough for the digital filter application. In the 
design study, it had been suggested that digital multipliers would be
based on SSI/MSI levels of complexity. If this method was used, however, 
each multiplier would required 22 DIL chips and would consume about 
8.5 w atts of power.
4.3.3.4 Advantages of LSI
The potential savings in circuit board area and power requirements made 
the LSI approach highly attractive, if it were feasible to realise sufficient 
speed of operation. Another guideline from 3.4.1.3, suggested the 
possibility of clocking devices in parallel in order to increase throughput 
rate. It was therefore arranged that two LSI multipliers would be 
operated in parallel rather than use the SSI/MSI design.
The LSI approach yielded a 50% saving in circuit board area required 
for the multipliers, a reduction of over 60% in number of IC pin 
connections, and a 75% saving in power consumption. In addition, this 
approach resulted in an overall multiplication time of 80 nS maximum 
per coefficient, which gave a larger speed margin than would have been 
obtained with the other approach. Further advantages were a 
simplification of documentation, greater ease of testing, an increase in 
system reliability, and an overall reduction in assembly costs. The 
complete transposition system required nine digital multipliers and in 
each case the LSI type was used.
4.3.3.5 Risk Assessment
There was, of course, a degree of risk involved when the relatively new 
LSI multipliers were selected, and some precautions were taken to 
minimise this risk.
(i) A statem ent was obtained from the device suppliers, giving 
assurance that it was intended that the multiplier would be 
available, in large quantities, for a minimum period of 1 0  years.
(ii) Enquiries revealed that other manufacturers were in the process 
of producing, plug-in, compatible second source replacements.
(iii) Finally, a fall back position was established, as about 20% circuit 
board area had been deliberately left vacant on each circuit board. 
This area could be used for either system development, or for 
the lower complexity implementation of multipliers, if required.
The remainder of the digital filter design is detailed in Chapter 5.
4.3.3.6 Overall System
The approach to device selection, which has been outlined in respect of 
the digital filter design, has also been adopted for the remainder of the 
transposition system. Wherever possible, LSI has been used in preference 
to MSI, and MSI in preference to SSI. The 74 logic series has been 
utilized throughout so that when advanced versions, such as 74AS and 
74ALS become readily available, they can be used to enhance the 
performance of future systems.
4.3.4 Power Requirements
An early prediction of power requirements, based on an estim ate of 
871 ICs for the digital signal processing logic, suggested that a power 
supply, capable of producing 67 amps at 5 volts would be necessary.
After the circuitry simplification process had been completed and LSI 
multipliers had been incorporated, a new estimate of power was made 
using the approach outlined in Section 3.4.4.I. This indicated that the 
digital signal processing logic would only require about 30 amps at
5 volts and that the whole system including microprocessor and display 
boards would be unlikely to consume more than 35 amps. However, if 
an allowance is added to cover system expansion to a level where all 
IC positions were fully populated on all boards including those for the 
spare positions, then the maximum current requirement a t 5 volts 
becomes 47.5 amps.
Other power requirements, to cater for the analogue and other non­
digital signal logic, comprised: positive and negative 5 volts a t 400 mA; 
positive and negative 15 volts a t 250 mA; and 12 volts a t 150 mA. It 
was initially agreed with the client, that a special power supply could 
be used as it was of a shape and size compatible with the mechanical 
arrangement. This unit would provide both of the 5 volt and 15 volt 
supplies. However, enquiries by the Author revealed that the unit was 
single sourced and imported from the USA. It also appeared that the 
manufacturer of the device was not prepared to guarantee future 
availability.
A survey of UK manufactured supplies was carried out and it was 
recommended to the client that logic power be provided by a multi­
sourced single output 60 amp unit, while linear power units be used to 
supply power for the analogue areas. The choice of linear units for 
the analogue circuits would be advantageous in terms of EMC. This 
approach was accepted by the client on the understanding that the linear 
units would be selected from the client’s standard range of stock power 
cards.
Calculations of likely power dissipation in the system indicated that the 
digital processing would dissipate 152 watts, power supplies 72 w atts,
and microprocessor/display 25 watts. The overall power requirement 
for the system was estimated to be 249 watts.
4.3.5 EMC Control
One of the major advantages of digital processing logic, as stated in 
Section 1.7 is its high immunity to the effects of externally generated 
noise.
However, fast TTL can itself generate a significant amount of electrical 
interference which can cause problems in associated low noise analogue 
circuits if screening is inadequate.
(i) External Screening
The prototype transposer is enclosed in an aluminium chassis. All 
sections of the chassis are screwed together and therefore have 
provision for the fitting of RFI resistant gaskets if necessary. 
Where fairly large apertures exist, for instance, at cooling air 
inlets and extractor fan air outlets, wire mesh has been used to 
resist the transmission of RFI. The front panel cut-outs for the 
digital displays have initially been covered by anti-glare polaroid 
film. However, provision exists for this to be replaced by 
conductive window material for screening, if the need arises.
(ii) Internal Screening
In order to reduce the possibility of RFI becoming a serious 
problem, the transposer chassis has been separated into the three 
areas by means of metal partitions. These partitions, which 
extend from a level near to the back wiring plane to about 1 cm 
below the top cover, have dual functions as they provide 
mechanical support, in addition to screening.
Emitters of RFI
The largest of the areas containing the processing logic tends to 
radiate interference, due to the 5 MHz sampling rate and the 
digital filter processing which operates at 11 MHz. Measurements 
indicated that interference from this area extended to around 1 0 0  
MHz.
The smallest screened area, situated behind the front panel, tends 
to be dominated by noise a t 40 KHz from the voltage convecters 
which step up 5v logic power to 200 volts for operating the gas 
(plasma) discharge displays. There is also a contribution from 
the microprocessor clock a t 18 MHz.
The noise from the remaining area containing power supplies is 
due to 50 Hz mains and the switching rate of the main logic 
supply which operates at about 30 KHz. The harmonics of the 
interference signals in this section were seen to extend to several 
MHz.
Potential Victim Elements
The item most likely to be affected by RFI will be the signal 
pre-conditioning circuit a t the front end of the processing system. 
This circuit comprises the input attenuator and input amplifier. 
Extreme care was therefore taken to mount these items within 
a sealed metal enclosure which itself was situated in the least 
noisy part of the chassis. The input amplifier assembly was 
mounted in the lower left hand side of the chassis immediately 
behind the front panel. This was in the opposite corner of the 
enclosure from the switching mode power supply.
Other potential victims of RFI are the data converters. Both 
converters were mounted on the analogue circuit board which was 
positioned as far away from the power supply area as possible. 
Each converter was contained within a screened case and the 
analogue board was arranged so that its wiring side was very 
close to a metal side panel of the chassis, which acted as a 
ground plane.
There was also provision for a grounded metal plate to be inserted 
between the analogue board and the adjacent down conversion 
board. However, this facility was, in practice, found to be 
unnecessary.
Mains Wiring
Very careful routing and grouping of cables and wires was essential 
if the performance of the system was not to be constrained by 
the effects of electrical pick up. All mains cables were in twisted 
pair form and were confined within the power supply area. This 
section contained the mains input connector, mains filter and the 
fuses for the heat extraction fans. As a general rule, all cables 
were run close to the chassis ground plane.
Logic Power Distribution
The high current, 5 volt power, was supplied to the logic via 
insulated, heavy duty, copper braid which was connected between 
the switching mode power unit and copper bus bars traversing 
the logic circuit board edge connector sockets. This technique 
ensured that there would be very little  voltage drop between the 
power supply and the logic elements.
Logic Signal Connections
All high speed, board to board, logic connections on the back
wiring, were made as short as possible. Circuit boards were 
positioned in a manner which limited the length of wires carrying 
11 MHz data to 1” and that of the remaining non-baseband signals 
to 2". These constraints dictated that boards DFl and DF2 were 
adjacent, while the up and down conversion boards were located 
close to the analogue board.-
(viii) Analogue Power Distribution
In order tha t the mains power could be confined to the power 
supply area, it was necessary for the linear power supplies to be 
remote from the associated analogue circuit board and input 
amplifier assembly. This meant that power supply leads for the 
sensitive analogue circuits had to pass from one side of the chassis 
to the other. To overcome the potential noise pick up problem 
which could be introduced by this arrangement, the supply leads 
were enclosed within hollow square sections of aluminium which 
passed over the signal processing logic section. This screening 
method appeared to be highly effective in cutting down the RFI.
(ix) Analogue Signal Connections
Coaxial cables were used for the transmission of all analogue 
signals between circuit boards and assemblies within the system. 
The screens of these cables were each grounded a t one end only 
so that ground loop currents could not exist in the screens.
(x) Grounding
In an instrument such as the transposer, with its numerous sources 
of RF emission, its assortment of power supplies and its sensitive 
front end circuits, it was essential that a very effective grounding 
point be established. This was provided by use of a solid 
rectangular copper bar (£” x 3/16”) which passed from the front
of the chassis to the rear, adjacent to the edge connector of the 
analogue board. All screens, power supply returns and signal 
returns were connected to this bus bar.
In addition, it was ensured that all parts of the chassis were 
bonded together electrically and grounded by means of copper 
braid.
Circuit Boards
All signal processing circuit boards were assembled utilizing the 
solder wrap, pen wiring process whereby the wires are contained 
on the boards within small plastic channels attached to the wiring 
side of the boards. The general purpose wiring boards had been 
designed so that a strip of ground plane copper existed beneath 
each of these channels. This technique appeared to be very 
successful in reducing problems due to RFI.
Integrated circuits were arranged on the boards so as to minimise 
connection length between devices. This required that all logic 
associated with edge connection pins was located next to those 
pins and in general control logic was positioned near the centre 
of the boards. Power and ground connections were each made 
via a t least four edge connector pins to minimise voltage drop. 
Each IC was de-coupled using a DIL profile, multilayer ceramic 
capacitor which was situated adjacent to the device. Although 
this procedure may appear to be an overkill, as normally one 
decoupler is shared by several ICs, it has been found, in practice, 
that the approach taken is appropriate when the pen wiring method 
is being used with fast logic. Additional decoupling was provided
by two, 47 microfarad electrolytic capacitors a t the edge 
connector end of the board.
Thermal Management
The specification for the frequency transposer, quoted an operating 
temperature range of 0°C to 40°C. It is usual also to restric t the 
internal tem perature of this form of electronic equipment to a maximum 
of 55°C. It was necessary, therefore, to design the system so that the 
internal tem perature rise due to power dissipation was limited to 15°C.
(i) Convection Cooling
In Section 4.3.4, it was estimated that the total internal power 
dissipation within the equipment would be 249 watts. The radiating 
surface area of the enclosure was calculated to be about 1,424 in2. 
Using the relationship in Section 3.4.6.1, the average tem perature 
rise appears to be 22 °C.
Applying the factor of 2 to allow for vertical tem perature gradient 
in the unit, gives a temperature rise at the top of about 44°C. 
If the ambient is 23°C, then the tem perature inside the lid of 
the unit would be about 67 °C.
Using the same approach but considering each of the three 
screened compartments independently indicates that tem peratures 
inside the top cover will be:
DSP logic 63°C
Power Supplies 51 °C
Microprocessor 35°C
These results clearly show that natural convection cooling will 
not restric t the tem perature rise within the enclosure to the 
required 15°C above ambient. It was, therefore, proposed that 
forced air cooling be used.
Forced Cooling
If the power dissipation in the equipment is 249 watts and the 
target tem perature rise is 15°C, then the air flow relationship 
in Section 3.4.6.2 modified from litres per second to cubic feet 
per minute (cpm), gives an air flow requirement of about 30 cpm. 
When the factor of 3 is applied to allow for pressure drop in the 
densely packed system, the total required flow rate becomes 
90 cpm.
It was apparent, from the arrangement of assemblies and screens 
in the enclosure that three extraction fans mounted across the 
rear of the unit would provide a reasonable distribution of air 
flow within the equipment. This set up would make the fairly 
high dissipation area containing the logic subject to cooling from 
two fans, while the power supply area would be cooled by a single 
fan. The microprocessor compartment would be influenced by all 
three fans, if air inlets were provided a t the lower part of the 
front panel. As the DSP circuit boards were plugged in vertically 
and arranged across the unit, cooling air could pass between them.
If three identical cooling fans are used, each fan should have a 
no load rating of about 30 cpm. On this basis, when each of
the three areas is considered separately, the predicted temperature
rise will be:
DSP logic 13.7°C
Power Supplies 13°C
Microprocessor 1.5°C
As these predicted figures were within the target of 15°C rise,
appropriate, low noise, extraction fans were selected. It is of
interest to note that the use of these fans would add a total of
1 0 % to the overall power requirements of the system.
A minor detail, worth mentioning, concerns the choice of 
decoupling capacitors for the ICs. It was decided that very low 
profile capacitors would be used on the circuit boards so that 
the air flow across the boards would not be adversely affected.
Another point that was addressed during the design phase, was 
the effect that the removal of the top cover would have on 
system tem perature. It this cover was removed for system 
servicing while the equipment was in operation, air would be 
drawn into the top rear part of the chassis and blown out by the 
fans without passing over the components which required cooling. 
It. was, therefore proposed that during testing or servicing, any 
areas not being accessed would be temporarily covered so that 
near normal air flow would be maintained.
4.3.7 Reliability
A simple parts count failure rate analysis for the logic devices in the 
DSP area of the system yielded an overall failure rate of 0.94% per 
1000 hours. This is equivalent to a mean time between failures of 
about 12 years. The estim ate was based on failure rates for components
with a 60% confidence level and the environment was considered to be 
benign and ground based a t a tem perature of 55°C.
One of the requirements specified by the client was that all integrated 
circuits should be mounted in IC sockets for ease of servicing. As this 
requirement introduced over 9,000 additional connections into the system, 
it appeared that this was likely to have a far greater effect on reliability 
than the failure rates for the integrated circuits.
The 14 and 16 pin IC socket types chosen for use on the transposer had 
been successfully utilized on several previous projects. However, during 
development some 64 pin types for the digital multipliers had become 
faulty. An investigation was instigated (Davies, 1983) which showed 
that these sockets were deteriorating when heat was applied during 
soldering. The investigation resulted in some of the sockets being 
replaced by a more robust type. It was assumed however that IC sockets 
would not be used on production versions of the transposer.
Another possible source of unreliability was the process used for wiring 
the general purpose circuit boards. The pen wiring method had been 
utilized on equipment for numerous MOD organisations. These 
establishments were consulted regarding the reliability of the process 
and it appeared that in their experience, no instances of pen wiring 
connection failure or insulation cut through had been detected, even on 
equipments which have been in service for around 10 years. The projects 
using this method have entailed over 60 thousand connections and over 
1 0 0  circuit boards.
Although there appears to be no official reliability data available 
concerning pen wiring, it has been suggested by one establishment 
concerned with quality assurance that it should be at least as reliable 
a process as other soldering methods for use in the ground based benign 
environment. The process of coiling the wire several times around IC 
socket pins, prior to soldering, is likely to produce a mechanically robust 
joint with several possible points of electrical contact. Also, as the 
insulation on the wire is not being cut, the risk of conductor damage 
will be minimised.
In general, many factors were taken into account during the design of 
the transposer to improve reliability. For room temperatures up to 
25°C, the equipment cooling had been designed so that internal 
tem peratures would not exceed 40°C. Over-voltage protection had been 
included on power supplies so that components would not be subjected 
to abnormal voltage stress. Also the process of system simplification 
during the design had resulted in the number of separate logic devices 
in the signal processing system being reduced by about 15%.
L8 System Development
To ensure that the DSP circuits in the transposer were tested and 
developed in a cost effective manner, brief development procedures were 
produced. They were arranged so that sections of the circuitry were 
tested in a logical manner progressing initially through the control 
circuits and finally on to the data flow. Details of methods by which 
timing circuits, etc ., should be set up were included. An outline of part 
of the procedure used for developing the control circuitry for the digital 
filter board is as follows:-
1. Apply pulses of one microsecond duration, a t a frequency of 
100 KHz to connector B19.
2. Set monostable T13 timing to 65 nS 1 5 nS a t pins 5 and 4.
3. Check RAM 1 and RAM 2 write pulses occur.
4. Set T37 to produce bursts of pulses at 11 MHz.
5. Check signals MCKA and MCKB are a t 5.5 MHz and in antiphase.
6 . The LTCH signal should produce a group of 50 positive going 
pulses a t 11 MHz and repeated every 10 mS.
7. Check tha t positive pulses occur a t edge connector A123.
8 . The PROM address bits should change a t the following rates:
LSB 11 MHz
LSB + 1 = 5.5 MHz and so on.
9. The signal on N37 pin 8  should go low one clock period before
that on M37 pin 8 . *
The full procedure was considerably longer than so far listed. However, 
the example is sufficient to illustrate the general format.
One technique, used to simplify development, was to temporarily arrange 
for long sequences of pulses to be reduced to just a few so that systems 
could be easily checked. This procedure was used on the digital filter 
so that only a few coefficients were initially addressed.
The development procedures were produced for all DSP boards, plus the 
analogue circuitry. This information was later used as a basis for the 
system testing procedures. (Howser, 1983 b)
L9 System Partitioning
As mentioned in previous sections, the separation of the system into 
three main areas yielded good EMC performance, as well as a robust
mechnical assembly. The positioning of cooling facilities resulted from 
the statem ent by the client that the unit should be suitable for mounting 
in a rack with other equipment above and below. The positioning of 
power supplies within the system appeared logical, as, for EMC reasons, 
they needed to be remote from the low noise analogue system which 
was situated on the left hand side of the unit. The 5 volt switching 
mode power unit was situated at the rear of the power supply section 
so that its heatsink would be directly in front of a cooling fan. For 
EMC reasons, the 15 volt linear unit for the analogue circuits was 
positioned at the opposite end of the section to the main 5v unit.
For accessibility, all circuit boards in the system were arranged to plug 
into edge connectors from the top of the enclosure, and the high power 
dissipating logic boards were aligned for optimum cooling.
The size of the circuit boards was based on the principal that, if possible 
the boards should be of sufficient size to contain complete system 
functions for ease of development and testing. The number of ICs 
required for the functions in the transposer varied from 41 to 123. 
However, the average was about 80. As it appeared that no suitable 
circuit boards could be purchased, a general purpose board was designed. 
This board was arranged to hold up to 100 ICs of the 16 pin variety 
which gave a 25% space margin on the average requirement per function. 
This size of board meant that all functions, except for the anti-aliasing 
and digital filters could be contained on single boards.
The sequence in which the circuit boards for the various functions were 
arranged across the unit was constrained primarily by EMC requirements, 
as mentioned in Section 4.3.5. All circuit boards for the DSP logic
were arranged with common groups of edge connector pins allocated for 
power supplies, control signals, and data input and outputs, so that the 
boards could be inserted in any position, without risk of electrical 
damage.
In an attem pt to ensure that a reasonable consistency of manufacture 
was maintained when circuit boards were assembled by different 
operators, a set of work instructions was issued. (Appendix 3) These 
instructions were then incorporated into the quality assurance manual. 
(Howser, 1979 a)
Conclusions
The application of the various guidelines and check lists of Chapter 3 
has resulted in an initial detailed examination of the client’s 
requirements, followed by careful design to ensure that those 
requirements were achieved.
The system, although using 's ta te  of the a r t1 devices, was designed in 
a manner which avoided the typical problems which often beset digital 
signal processors of comparable complexity.
For completeness, reference has been made in this Chapter to various 
additional documents which were produced by the Author as part of the 
application of the design methodology.
C H A P T E R  5
RESULTS and CONCLUSIONS
"I see the whole design."
Robert Browning, 1812 - 1889
5.1 Introduction
This research has been aimed at evolving a methodology which can 
improve the quality of design and therefore reduce the life cycle cost 
of fast digital signal processors. The methodology has been applied to 
the design and development of a "State-of-the-art" frequency 
transposition instrument. The operation and performance of the system
will be discussed, as will the effect of using the methodology.
5.2 General Description
The front panel of the instrument (figure 5.1) contains the various
controls and displays which are necessary for the operation of the system.
The mains power switch is situated behind the right hand handle of the 
module so as to be protected against inadvertent operation.
Signal input level controls are located at the lower le ft hand side of 
the panel, as are the associated red and green signal level indicators.
Numerical displays indicate the selected incoming and outgoing centre 
frequencies and F2  respectively and show the chosen bandwidth F3 . 
A "data set up" display is included above the data entry keypad.
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The keypad enables the unit to be set for AUTO, MANUAL KEYS or 
MANUAL OOYSTICK.
In the "Auto" setting, the frequencies F j, F2  and F3  are set up from 
a host computer. The computer issues commands in the form of single 
24 bit words. The nature of the command as to whether it refers to 
F i, F2  or F3  is indicated by the first 3 bits of the word. The remaining 
21 bits convey data information. A double handshake data protocol is 
utilised.
In the "Manual Keys" mode the following keys are relevant:
'0' to  '9' for data entry to the "data set up" display.
’ENTER1 to enter the displayed "data set up" information into
the selected F j, F2  or F3  displays.
’CLEAR1 to clear to zero the "data set up" display.
'F I ', 'F2' or 'F3' directing "data set up" to incoming or outgoing 
centre frequency or bandwidth. When F3  is keyed 
in, the front panel interface processor generates the 
nearest of 64 bandwidths which are available in the 
system's repertoire as shown in Table 5.1.
.050 0 .1 2 0.29 0.69 1.67 4.00 9.62 22.7
.055 0.13 0.32 0.77 1.85 4.46 1 0 .8 26.3
.062 0.15 0.36 0.85 2.07 5.00 11.9 29.4
.069 0.17 0.40 0.96 2.30 5.56 13.3 31.2
.077 0.18 0.44 1.07 2.56 6.17 14.7 35.7
.086 0 .2 1 0.50 1.19 2.87 6.90 16.7 40.0
.096 0.23 0.55 1.33 3.21 7.69 18.5 44.6
.1 1 0.26 0.62 1.49 3.57 8.62 2 0 .8 50.0
TABLE 5.1 Bandwidth (F3) Settings KHz
The "Manual Joystick" mode allows only the Fj and F2  frequencies to 
be selected on a continuous logarithmic basis. The Joystick operates a 
potentiometer controlling the input voltage to a simple form of ADC 
which is synthesised by the interface processor. The microprocessor 
generates a logic level to charge a capacitor whose voltage is compared 
with the joystick output by means of a comparator. This comparator 
is used to interrupt a counter in the microprocessor so that the joystick 
output can be measured.
The remaining key controls are as follows:
'RESET' This can be used, when the system is operating to
generate a general reset signal.
'INVERT' Spectral inversion is instigated by this key.
'LAMP TEST' This permits keys with lamps to be tested. These
are 'Auto', 'Manual Keys', 'Manual Joystick', 'F I ', 
'F2', 'F3' and 'Invert'.
The front panel interface consists of a microcomputer based on an 8080 
microprocessor. This interface, which is described in a separate report 
(Bywater, 1983), accepts commands from the keypad and host computer. 
It processes the commands and presents front panel display data in serial 
form via serial in/parallel out (SIPO) shift registers. The SIPOs also 
supply control data to the main signal processing sections of the system.
5.2.1 Physical Arrangement
The Frequency Transposition system is contained in a 19" rack mounted 
module of height 1 0 {" and depth 2 1 ".
The inside of the module is divided into three separately screened areas 
(figure 5.2 and figure 5.3)
1 FIGURE 5.2
Transposer - top cover  removed
! * I
FIGURE 5.3
Transposer - from wiring s ide
One area contains all of the high speed digital signal processing circuit 
boards, while another contains power supplies. A third area holds the 
microprocessor and display boards.
The area allocated for the digital signal processing cards will accept up 
to fifteen cards although at present only thirteen are used. The spare 
positions are to allow for additional facilities to be included at a later 
date. Each card is based on a general purpose wiring board of dimensions 
8" x 13" which can accept up to 100 dual-in-line (DIL) integrated circuits 
of the 16 pin type in a matrix of 5 x 20.
All DIL integrated circuits are mounted in IC sockets to facilitate  
testing and maintenance. The cards are each attached to the back 
wiring plane by two double sided 43 way edge connectors. The position 
of the cards in the module and of the ICs on the cards has been arranged 
to minimise signal path lengths. Power rail decoupling is accomplished 
in general by means of two 47 pF electrolytics per board, plus one 
0.1 pF multilayer ceramic per IC. Power supply connections to the 
cards are each taken via at least four edge connection pins and the 
main logic 5V and its return each occupy eight pins.
The power supplies used in the system comprise:-
(a) + 5V 60A Switching unit (Main logic supply)
(b) + 5V 2A Linear unit (Logic analogue board)
(c) - 5V 2A Linear unit )
) (microprocessor
(d) +12V 400 mA Linear unit )
(e) t  15V 400 mA Linear unit (Analogue board)
The display and microprocessor cards are each positioned parallel to the 
front panel with the displays and drivers mounted directly on the display 
board. The microprocessor unit is based on the same type of general 
purpose board as is used for the signal processing functions.
Metal partitioning, separating the three areas of the module, provides 
sufficient screening to reduce RFI between areas to an acceptable level. 
A copper bus bar running from the front to the rear of the module, 
has been included near to the analogue board to provide good grounding 
for signal returns, power supply returns, and screens.
System cooling is achieved by means of three extraction fans mounted 
on the rear panel and three mesh covered air inlets at the bottom of 
the front panel.
5.2.2 System Operation
Figure 5.4 shows the data flow through the system. Analogue input and 
output signals are connected by means of B.N.C. sockets situated on 
the rear panel. The input stage comprises a 10 k ohm input impedance, 
stepped attenuator followed by a wideband operational amplifier.
’ Signals from the input amplifier are sampled by the analogue to digital 
converter and converted to folded baseband by the down converter. Low 
pass filtering entails a combination of three subsystems: the Anti-aliasing 
Filter (AAF), Low Pass Filter (LPF) and Linear Interpolator (LI).
The anti-aliasing filters remove spurious conversion products and reduce 
the sampling rate of the input data to the digital filter.
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The digital filters have selectable cut off characteristics which can be 
varied to cover all of the required bandwidths.
Linear interpolation reduces the level of unwanted up conversion products 
which would result if the digital filters were connected directly to the 
up converter.
Signals from the linear interpolators are multiplied with the sine and 
cosine components of the selected output frequency in the up converter. 
Although the up converter synthesiser is similar in design to that in the 
down converter, it does have an added facility whereby the sine 
component can be inverted to produce spectral inversion.
The digital to analogue converter is mounted on the analogue board. 
Analogue signals from the DAC are amplified and connected via a 
5th order Bessel filter to the output connector.
The system will now be described in greater detail.
!.3 Signal Preconditioning
The primary function of the input signal preconditioning module is to 
convert the input signals to a form which is suitable for driving the 
analogue to digital converter. The amplifier assembly is contained within 
a screened metal enclosure which is attached to the control panel behind 
the input level controls. Details of the circuitry are shown in Figure 5.5. 
The system comprises a stepped attenuator followed by a wideband 
operational amplifier.
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The attenuator is formed from a switch and a resistor chain (R1 to 
R12). It has 9 settings each separated by between 6 dB and 8  dB. Two 
diodes (D1 and D2), in conjunction with a current limiting resistor (Rl), 
provide bipolar overvoltage protection for up to 40 volts peak at the 
system input. The resistors (R15 and R16) afford the amplifier output 
current limiting and also ensure that its voltage output to the analogue 
to digital converter does not exceed 4 volts positive or negative peak.
The closed loop gain of the amplifier is set to 30 dB by two resistors 
(R13 and R17), while the output impedance is controlled by resistor 
(R18). A capacitor (C7) provides frequency compensation while other 
capacitors (Cl to  C6 ) decouple the main supply rails.
Zero offset adjustment is by means of a potentiometer (R14) connected 
across amplifier pins 4 and 8 . This control is accessible at the base of 
the unit.
An additional control circuit (R19 to R25) generates a voltage for varying 
the gain of the analogue to digital converter by a factor of 3 to 1. 
This control, when used in conjunction with the stepped attenuator allows 
input sensitivity to be adjusted over a 60 dB range.
5.2.4 Data Conversion
The analogue board (figure 5.6) performs four basic functions:
(a) Analogue to digital conversion
(b) Input signal amplitude detection
(c) Digital to analogue conversion
(d) Analogue output signal buffering and filtering
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Inputs to the analogue to digital converter are derived from the input 
amplifier assembly. The ADC is a 10 bit MC2811/P type and is operated 
at a clocking ra te  of 5 MHz. The strobe signal is taken from a very 
stable tem perature controlled crystal oscillator. The oscillator is 
mounted at the rear of the transposer unit and its output is buffered 
via logic gates on the up converter board. The analogue input is sampled 
when the strobe at ADC pin 14 goes to logic high.
At the completion of a conversion, the ADC generates a 'data tru e 1 
signal at pin 15 which is used as a clock to synchronise all further 
signal processing. The input sensitivity of the ADC can be varied by 
a factor of 3 by means of a voltage applied to pin 7. This control 
voltage originates from a front panel control associated with .the input 
amplifier assembly and is used in conjunction with the input attenuator 
to provide continuous coverage of the system input sensitivity ranges.
Data outputs from the ADC are in offset binary form but as all signal 
processing in the system is carried out in 2 s complement, it is necessary 
to invert the most significant bit of the outgoing data. This is achieved 
using a NOR gate (Bl).
Input signal level indication is provided on the system control panel by 
means of green and red indicator lamps which illuminate the show when 
the signal amplitude exceeds }  full scale and 7/8 full scale respectively. 
The driving circuitry for this indication system comprises a series of 
exclusive OR gates (Al), NOR gates (Bl), and a dual retriggerable 
monostable (Cl). This circuit monitors the four most significant bits 
at the ADC output and detects when the specified limits are exceeded.
Digital to analogue conversion utilises a 10 bit converter which is strobed 
a t 5 MHz. Digital 2s complement signals at edge connector pins A106 
to A l l5 are converted to ECL levels by line drivers (G1 to Kl) and 
applied to the digital to analogue converter (DAC). The strobe signal 
a t B22 is similarly changed in level by FI) before being used to start 
the conversion process.
The output of the DAC, nominally at 2 volt peak to peak, is applied to 
the input of the buffer amplifier (SI 8 ). This is based on the same type 
of operational amplifier as is used for the input amplifier assembly. It 
is configured by resistors (R5 to R7) to have a 6  dB gain when terminated 
in a 50 ohm load.
A passive five pole, bessel type low pass filter consisting of inductors 
(LI to L4) and capacitors (C28 to C31) ensures that output frequency 
components, a t 5 MHz or higher, are attenuated by a t least 40 dB. 
As the analogue board contains a mixture of fast digital logic and 
sensitive analogue circuitry, it has been necessary to include numerous 
decoupling components and screened connections, as shown on the circuit 
diagram.
Digital Filter
The low pass digital filter is contained on boards DF1 and DF2 and a 
general description of the complete filter is as follows:- 
Samples from the anti-aliasing filters are applied to 
the inputs of DF1 at rates which are dependent on 
the bandwidth selected. When a new sample is 
presented, the data is routed into similar addresses 
in a pair of 100 word RAM stores. One RAM is
then read sequentially from ascending addresses 
while the other is read from descending addresses 
so as to form a 99 section delay line. At each new 
address the outputs of the RAM stores are added 
and presented as input to the coefficients multiplier. 
The filters have 50 coefficients which are used in 
a cosine symmetric configuration. PROMS 
(programmable read only memories) containing the 
coefficients, are sequencially addressed to supply the 
coefficient data, suitably scaled to the multipliers. 
Multiplier output is de-scaled on DF2 board and 
accumulated over 50 iterations. The entire process 
has to be completed in less than 5 ps to permit 
operation at the 50 kHz bandwidth setting. In order 
to achieve this speed, it has been necessary to 
include pipelining stores and to operate two digital 
multipliers in parallel.
more detailed description of the DF1 board follows:- 
Data in the form of 11 bit samples is input to a set 
of 11 pairs of RAMS (El to 01, K13 to 013), K25 
to 025 and 037) as shown in Figure 5.7. These RAMS 
are arranged with slipping addresses to act as digital 
delay lines. New samples are loaded into similar 
addresses in each pair of RAMS but are output from 
sequentially ascending addresses on one RAM and 
from sequentially descending addresses on the other. 
At each pair of addresses, the RAM outputs are 
latched by D type flip flops (HI 3, 113, 313, H25, 125
lit
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and 325) prior to summation in adders (FI 3, G13 and 
G25).
The summed outputs are presented as inputs to two digital 12 x 12 bit 
multipliers (B13 and D13) where they are multiplied by filter coefficients 
held in programmable read only memories (G37, F37 and F25). The 
coefficients are scaled by a factor of 2^ where N = O, 2, 4 or 6  with 
the de-scaling data contained in PROM (H37). The D type latch (325) 
delays the scaling data prior to it being presented to the digital filter 
board DF2. The coefficient PROMS contain two sets of data, one for 
bandwidths below 40 kHz and another for 40 kHz and above. The set 
selection is made via a PROM address bit from the SIPO (Dl).
Multiplier outputs are buffered by gates (Al, Bl and C l) for connection 
to the de-scaling circuit on DF2 board.
Figure 5.8 shows the data flow for board DF2. Inputs (12 bit) from 
the multipliers on DF1 are de-scaled by means of nine dual 4 input 
multiplexers (Dl to HI and E l3 to HI3) to form an 18 bit signal. De­
scaling is controlled by the D type (PI 3) which outputs the PROM 
generated scaling data suitably delayed so as to coincide In tim e with 
corresponding products. The 18 bit data is retained in D type stores 
(113, 31 and 313) while accumulation is accomplished by adders (Kl, 
K13, LI, L13 and M13) followed by hex D types (Ml, N l, N13 and 013).
Finally, the overall accumulated value of the products of the delayed 
input samples and PROM coefficients is strobed into the output latch 
(01 and PI).
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The control signals for this board comprising, coefficient scale, pipeline 
latch, accumulator clear and the output latch strobe, are all derived 
from the control circuit on board DF1.
Control logic for both DF1 and DF2 is shown in Figure 5.9 and its 
operation is as follows:-
A rising edge a t connector B19 initiates the filter control sequence by 
triggering the monostable (T13) to produce a positive going pulse at 
pin 5. This pulse is inverted to generate write pulses for RAMS 1 and 2.
At the completion of each write pulse, the second half of the monostable 
(T13) is triggered to produce a negative going pulse at pin 4, the trailing 
edge of which clocks the D type (T25). The output of (T25) pin 6  
enables the voltage controlled oscillator (T37) which is arranged to 
operate at approximately 11 MHz. The 11 MHz output controls the 
overall timing of DF1 and DF2 and is used to trigger a 3K flip flop 
(S37) and thus generate antiphase clocking waveforms for the digital 
multipliers on DF1. The oscillator also produces, via NAND gate (S25), 
RAM latch strobe pulses at pin A122 and at the same time clocks the 
PROM address counters (K37 and L37). Counter outputs are latched by 
D types (137 and J37). The counters are preset at the s ta rt of the 
sequence when monostable (T13) is operated.
At the completion of the PROM address sequence, the NAND gate (N37) 
generates a negative going pulse to preset the RAM write address 
counters (Q37 and R37). The RAM read address counters (Q13 and Q25) 
and (R1 and R13) are arranged to increment and decrement away from 
the write address on each (T37) output pulse. NAND gate (R25) produces 
a clocking pulse for the final output latch on DF2 and the completion
R A M 2 W R
RAM I WR
• scu.
■I CLR
I 12 li IS
[ T 3 7 ]
MCKA
R4TK0 MCKBN o r r  5  
L O C A T I O N  O F  P I N  I O F  
I  . C l  ETC. APPEAR*) IN
brackets . e g- C.AH51
ClTO C52* DECOUPLERS
LM 377HUHALt Ml
AI4-t 111Al*» *
MX H X t  H X J PROM
A D DR fC S
AZ BZ.
AIOI 6101
A IO Z  BlOfc
(M o.)
l a t c h
—  H*S RAM
HX2I TI Q I  T y c c
Hsa s
> RAM 2 
A D D R E S S
FIGURE 5.9
Digital Filter - Control Logic
of the entire control sequence is signified by a negative going output 
a t NAND gate (M37). This signal is converted to a pulse which stops 
the oscillator (T37) and the system is then set ready for the next strobe 
pulse at B19.
2.6 Down Conversion
The 10 bit output from the A/D converter is connected to a digital 
multiplier (Bl) on the down conversion unit (figure 5.10). This multiplier 
is used as a digitally controlled attenuator for fine gain adjustment in 
the system. The signal is then applied to two further multipliers D1 
and FI where it is multiplied by digitised sine and cosine waves to form 
quadrature baseband signals for presentation to anti-aliasing filters. The 
sine and cosine waves are derived from synthesisers. These synthesisers 
generate frequencies in 1 Hz steps from zero to 1.249999 MHz. The 
required frequency F |,  which is derived from the host computer in 
"Auto" or control panel in the "Manual" modes, is presented to the down 
conversion synthesiser via the SIPO chain. A 20 bit word from this 
SIPO chain forms the input to an accumulator which is clocked at 5 
MHz. The accumulator is allowed to overflow (recycle) and its contents 
are used to address a Trig PROM look-up table. As the PROMS only 
contain one quadrant, the other three quadrants are generated by 
complementing the PROM address and inverting the PROM outputs.
2.7 Anti-Aliasing Filters
These, as shown in Figures 5.11, 5.12, 5.13 and 5.14, consist of a series 
of four averaging circuits. A block averager Bl is followed by two 
running averagers R1 and R2 and a second block averager B2. Block 
averager Bl consists of a 22 bit accumulator which is continuously
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FIGURE 5.10
Down Conversion Logic
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Anti-aliasing - Data Flow (AAF1)
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Anti-aliasing - Data Flow (AAF2a)
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FIGURE 5.13
Anti-aliasing - Data Flow (AAF2b)
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FIGURE 5.14
Anti-aliasing - Control Logic
clocked a t 5 MHz to accumulate input data. After N1 accumulations,
the output is stored and the accumulator reset to zero. Block averager
B2 operates a t a clocking rate of 5 MHz and is reset to zero after N2
N1
accumulations. The running averagers each comprise variable length
delay line stores of length N2 formed from RAMs with slipping addresses.
The RAMs are followed by accumulators which hold the value of the
running average of the data contained in the delay line. Operation is
such that the sample rate a t B2 output is 5 MHz .
N1 x N2
To cover the required 64 bandwidths, N1 is varied from 1 to 645 while 
N2 ranges from 16 to 31. The variability of N1 and N2 makes it 
necessary to provide scaling changes at the outputs of Bl and B2. This 
is achieved by means of parallel in / parallel out (PIPO) registers and 
de-multiplexors under microprocessor control.
The anti-aliasing filters have been designed to produce nulls in the 
frequency response coincident with the repeated "pass bands" of the low 
pass filter so that outputs due to aliasing are a t least 40 dB down.
1.8 Linear Interpolators
The basic schematic of these modules is shown in Figure 5.15. A stream 
of output samples from the digital filter is clocked into a pair of latches 
connected in series. The first latch contains the current sample, while 
the second latch contains the previous sample. The true outputs from 
the first latch are summed with the complementary outputs from the 
second latch and the difference values, scaled according to bandwidth, 
are accumulated at a clock rate of 5 MHz. This system causes the 
spaces between the samples, from the low pass filter, to be filled with 
pulses a t 200 ns intervals. The height of these pulses is varied in
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relation to the difference between sample values so that a simple linear 
interpolation is achieved.
5.2.9 Up Conversion
The sine and cosine signals from the linear interpolators are applied to 
multipliers (01) and (Ml) respectively (figure 5.16) where they are 
multiplied with the sine and cosine components of the selected output 
frequency F2 - The F2  frequency synthesiser is similar in design to the 
Fj_ synthesiser described in Section 5.2.6. Multiplier outputs are summed 
to combine the sine and cosine channels. The output signal is finally 
latched prior to application to the digital to analogue converter. 
Although the F2  synthesiser is similar to that on the down converter, 
it does have an added facility whereby the sine component can be 
inverted to produce spectral inversion. The up conversion unit also 
contains the 5 MHz crystal controlled clock generator from which the 
ADC strobe pulse is derived.
5.3 System Evaluation
"Our life is frittered  away by detail - simplify, simplify."
Henry David Thoreau, 1817 - 1862 
The complete testing of a complex processor, such as the digital 
frequency transposer, over all possible operating states, is not 
practicable. If the frequency settings alone are considered, then about 
10l^ permutations result. Thus checks are aimed at facilitating initial 
calibration of the system and at providing an indication whether the 
overall operation of the various parts of the system is correct under 
specific operating conditions.
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5.3.1 Basic Operational Checks
If a fault develops in the digital signal processing areas, it will generally 
become obvious from the nature of the system output when this is 
observed in the time or the frequency domains. When a fault is detected 
at the system output, it is then generally possible to use the designed- 
in diagnostic facilities to trace the fault to circuit board level. The 
diagnostic aids provided with the system include, in addition to extender 
cards (figure 5.17), a simple jumper test lead (figure 5.18) for connection 
to the digital to analogue converter. This is used to translate the 
digital 2S complement outputs from any of the circuit boards into 
analogue form for observation in real time on an oscilloscope or on a 
spectrum analyser.
For this purpose, photographs of typical waveforms have been produced 
during development to assist in the diagnosis of faults to circuit board 
level. These photographs have been included as part of the -final test 
procedure. (Howser, 1983). Figure 5.19 shows photographs of waveforms 
taken from circuit boards in the sine (in phase) channel of the transposer.
This method of displaying signals allows the innate signal recognition 
skills of human beings to be used to identify faults. Very complex 
patterns can be quickly analysed when in analogue form, whereas a 
digital 12 bit logic analyser display of the same signal could be very 
difficult to interpret, especially in the presence of noise.
r. i, r-Jy ' V r“*-
I
9
\
FIGURE 5.17 
Extender Card in use
a
b ( i
In p u t  C entre  Freq u en c y  F t
B a n d w id t h  F 3
\
W i i - a f e  kh, § n m §  kh,
B a t a  S et  Upp*gfcy--ti
Ou t p u t  C en tr e  Fr e q u e n c y  F ?
l o o o o o a K H /
K H / I
FIGURE 5.18
DAC Test  Lead in use
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.2 Thermal Aspects
In order to assess the effectiveness of the forced cooling system design, 
tem perature probes were located at several positions within each of the 
three main areas of the chassis. Initially fuses were removed from the 
blower circuits so that no forced cooling would be available. The top 
of the chassis was sealed and power was applied to the system.
Starting with the complete assembly at a room temperature of 23°C, 
the increase in temperature within the unit was recorded. Within 21 
minutes of switch on, a probe over the digital signal processing logic 
indicated that a tem perature of 60°C had been reached. Probes over 
the microprocessor and power supply areas showed that tem peratures in 
these locations were 41 °C and 58°C respectively.
At this point, the blowers were set in operation and the maximum 
temperature within each area settled as follows:
Signal processing logic 33°C, microprocessor 27°C,
& power supplies 33° C.
These figures indicated that adequate forced cooling was being provided 
and compared favourably with the predictions in Chapter 4.
3 Overall System Performance
The completed prototype frequency transposers were checked and found 
to comply with the target specification requirements. The performance 
of three 'A model1 systems was assessed using measurement techniques 
specified by the client. Results of the assessment indicated that output 
noise, target 55 dB, was over 60 dB below the output signal. Spurious 
outputs, target 45 dB, were seen to be more than 50 dB below the level 
of the output signal. Tests for intermodulation products, target 45 dB, 
revealed that the products were so small as to be below the system 
noise level and therefore could not be measured.
Discussion on the Application
The development of the digital frequency transposer was initiated on 
the basis of close client liaison, a fairly loose specification of 
requirements and a 'do the best you can for the money' approach. This 
was because the project marked a significant step forward in performance 
requirements over previous digital signal processing systems developed 
at Surrey University. The speed implications alone involved a twenty­
fold increase in digital filter throughput rate, and a sixty-fold increase 
in data conversion sampling rate.
When the first prototype was nearly complete, it was evaluated by the 
client. As a result of this evaluation, it was agreed that the first and 
second units, (A models), would be finished along the lines originally 
proposed, and a third A model was also ordered. It had been estimated 
that there was a potential for up to 15 production versions.
When completed, each of the three systems operated to the target 
specification. Careful design of timing tolerances had also ensured that 
signal processing circuit boards operated correctly when mounted on 
extender cards for test purposes and circuit boards within each system 
were seen to be inter-changeable between "in-phase" and "quadrature" 
channels. However, it was found that one particular type of board 
(AAF1), where one function had, due to functional complexity, been 
spread over two boards, did not operate completely when exchanged 
with a board from another system.
An investigation revealed that the routing of the pen wiring on these 
boards varied significantly and some control lines appeared to take the 
'longest' route between two points, rather than the shortest that had
been specified by the Work Instructions in the Quality Assurance Manual. 
(Howser, 1979) It appeared that too much discretion had been given to 
the operator a t the wiring stage to select the wire routing. It was, 
therefore, recommended that in future, all circuit boards using high 
speed logic and the pen wiring process, should have the precise routing 
specified on the wiring list, rather than just the source and sink locations.
On this particular project, however, it was decided by the client that 
the three prototype units would be acceptable without modification and 
that for test purposes, AAF1 boards would only be inter-changed between 
channels within the same unit. All other circuit boards were fully inter­
changeable between units.
Having delivered three operational A models, it appeared logical that 
circuit boards for future B and C models be produced in printed circuit 
form to both avoid problems due to signal route variability and, a t the 
same time, reduce manufacturing cost. Versions B and C could also be 
enhanced by the use of the latest data converters, digital multipliers 
and logic families, which would yield improvements in speed, power and 
cost.
In summary, three fully operational A model digital frequency transposers 
were delivered to the client. These systems have "designed-in" capability 
for performance enhancement. They have also been designed with 
reliability, ease of maintenance and the potential for future cost 
reduction in mind. After six months of use, the client stated , in April 
1984, that these frequency transposers have an unrivalled functional 
specification.
Conclusions
The design and development of high speed 'state of the a rt' digital 
signal processors is fraught with potential problems. If, however, planned 
design strategies are adopted, many of these problems can be avoided. 
The benefits of using suitable design methodologies can propogate 
throughout the life of a system in the form of speedier equipment 
delivery, increased reliability, and improved serviceability. These factors 
can significantly reduce the total life cycle cost of a system.
It is suggested, therefore, that there is potential for extending the 
outlined methodology to form the basis of a user friendly, interactive, 
computer based, design verification aid. It is envisaged that this aid 
could be applied both in educational establishments and in industry. In 
the educational field it may be possible to utilize this approach to assist 
with the teaching of design. In industry, the technique may be useful 
for the mid-career updating of personnel engaged in design, quality 
assurance and management on projects involving high speed digital signal 
processing.
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A P P E N D I X  1
GLOSSARY OF TERMS AND DEFINITIONS
Introduction
The designer of digital signal processing systems, when seeking devices to 
perform specific system functions, is often faced with a vast range of 
possible choices. Each component manufacturer uses terms in device 
specifications which describe the product in the most favourable way. 
Different manufacturers therefore include different terms to specify similar 
parameters while sometimes the same terms are used but are defined 
differently. Individual manufacturers even define parameters differently 
over their own device ranges. This situation can make the comparison of 
specified device performance extremely difficult.
The following list of terms and typical definitions, although not exhaustive, 
is therefore intended to be used only as a general guide for device selection. 
Detailed definitions of critical parameters must be sought from the relevant 
suppliers when any doubt exists concerning their precise meaning.
It should be noted that many of the terms normally associated with 
operational amplifiers are also relevant to the analogue sections of data 
converters. The performance parameters of devices, used in digital signal 
processors, are usually dependent on the nature of the power being supplied 
to the device. Therefore, some of the terminology used to specify power 
sources has been included.
Terms and Definitions
A Absolute Accuracy : the worst-case input to output error of a data 
converter referred to the NBS standard volt.
Accuracy : the conformance of a measured value with its true value; the 
maximum error of a device such as a data converter from the true value. 
See 'relative accuracy' and 'absolute accuracy'.
Acquisition Time : the time the output of a sample/hold circuit takes to 
change from its previous value to a new value when the circuit is switched 
from the hold mode to sample mode. It includes the slew time and settling 
time to within a certain error band of the final value and is usually 
specified for a full-scale change.
Algorithm : a prescribed set of well-defined rules or processes for finding 
a problem's solution.
Analogue : generally describes a waveform that is continuous in tim e and 
can take on a continous range of amplitude values.
Analogue to Digital Converter : a device which operates on a continuous 
time waveform to produce a digital output consisting of a sequence of 
numbers, each of which approximates to a corresponding sample of the 
input waveform.
Aperture J itte r  : the maximum amount of deviation in aperture tim e from 
sample to sample.
Aperture Time : the tim e between the inception of the hold command and 
the time the circuit output ceases tracking the input signal.
Aperture Time Uncertainty : the possible deviation in aperture tim e from 
one sample-to-hold transition to the next.
Back Ripple Current : for DC to DC converters, this is the input peak 
to peak AC current, as a percentage of input current, with an ideal voltage 
source input.
Bandwidth : the information-carrying capability of a communication line 
or channel.
Baseband : the frequency band that information-bearing signals occupy 
before they combine with a carrier in the modulation process.
Binary : in the binary number system, each digit can have one of two 
values; either zero or one. A binary number is represented in the positional 
notation system as:
N = An2n + An- l2 n"l + -  + A i2l + A02°
Where n = number of bits of resolution
An = zero or one
The least significant bit (LSB) usually appears rightmost and the most
significant bit (MSB) leftmost.
Binary Coded Decimal : a code where the 10 digits, 0-9 are conventionally 
binary coded from 0000 through 1001 and all other numbers are built up 
from these basic digits.
Bipolar Mode : for a data converter, when the analog signal range includes 
both positive and negative values.
Bipolar Offset Voltage : the maximum error due to asymmetry around 
zero output expressed as a percentage of Full Scale Output Range.
Bit : unit of information (Binary DigiT) in a digital computer. 1024 Bits is
a Kilobit, sometimes abbreviated to "K" e.g. 64K.
Breakdown Voltage : the maximum AC or DC voltage which may be applied 
between input and output terminals of a supply.
Bus : a wire which may have several inputs and outputs on it. Only one 
output may be active at a time so that conflictions between outputs is 
avoided.
Byte : when a group of bits is treated as a unit, this unit is called a
byte. Generally, a byte is defined as a group of S bits.
Central Processing Unit : the main part of the computer, comprising of 
store, arithm etic unit, and control unit.
Channel : a data communication path.
Common Mode Input Impedance : the effective impedance (resistance in 
parallel with capacitance) between either input of an amplifier and its 
common, or ground terminal.
Common Mode Input Resistance : the ratio of input voltage range to the 
change in input bias current over this range.
Common Mode Input Voltage Rating : the maximum voltage that can be
applied between the two inputs together and ground without causing 
damage.
Common Mode Rejection Ratio : the ratio of the common-mode voltage 
range to the peak-to-peak change in equivalent input offset voltage over 
this range.
Common Mode Voltage : that portion of an input signal which is common 
to both inputs of an amplifier. Mathematically it is defined as the average 
of the signals a t the two inputs.
Common Mode Voltage Gain : the ratio of the output signal voltage (ideally 
zero) to the common-mode input signal voltage.
Common Mode Voltage Range : the range of input voltage for linear, 
nonsaturated operation.
Companding Converter : a data converter which employs a logarithmic 
transfer function to expand or compress the analog signal range. These 
converters have large effective dynamic ranges and are commonly used 
in digitized voice communication systems.
Compliance Voltage : some DACs have an output current proportional to 
the input digital code. The compliance voltage is that voltage which may 
be impressed on the output current pin without degrading the specified 
accuracy of the converter.
Conversion Rate : the number of repetitive data conversions per second 
for a full scale change to a specified resolution and linearity.
Conversion Speed : the measure of how long it takes an ADC to arrive at 
the proper output code. It is the time between the edge of the convert 
command pulse that starts conversion and the rising edge of the 
end-of-convert signal that indicates the conversion is complete. 
Conversion Time : the tim e required for an ADC to complete a single 
conversion to specified resolution and linearity for a full scale analog 
input change.
Current Limiting : an overload protection mechanism which limits the 
maximum output current to a preset value, and automatically restores the 
output when the overload is removed.
Current Limit Sense Voltage : the voltage across the current limit terminals 
required to cause the regulator or power supply to current-limit with a 
short circuited output.
D ata : information that may be fed to a computer.
Data Base : a collection of electronically stored data records.
DC Voltage Gain Open Loop : the gain of an amplifier without external 
feedback.
Decibel : power- and voltage-level measurement unit.
Differential Input Impedance : the apparent impedance, resistance in 
parallel with capacitance, between the two input terminals.
Differential Input Voltage Rating : the maximum voltage tha t can be 
applied across the input terminals of an amplifier without causing damage 
to the amplifier.
Differential Linearity : the measure of the linearity from one digital s ta te  
to the next, and is used to specify data converters.
Differential Linearity Error : the maximum deviation of any quantum (LSB 
change) in the transfer function of a data converter from its ideal size 
of FSR/2n.
Differential Non-linearity : this is the maximum difference between any 
1 LSB increment of the analogue input to an ADC and the ideal size of 
an LSB increment. Differential non-linearity of less than 1 LSB guarantees 
no missing codes.
Digital : implies that both time and amplitude are quantized.
Digital Computer : a computer in which information is handled in digitally 
coded form, i.e. as trains of electrical pulses.
Digital to Analogue Converter : a device which operates on a digital input 
signal to produce a continuous tim e output signal.
Diode Transistor Logic : a logic family based on a combination of diodes, 
resistors and transistors.
Drift vs Supply Voltage : a measure of the effect of changes in supply 
voltages on the offsets. This parameter is normally specified in pV per 
volt.
Drift vs Temperature : the slowly varying change in offset voltage and 
offset current due to a change in temperature. Voltage drift vs tem perature 
is "usually specified in pV/°C, but it is not necessarily linear over the 
entire operating temperature range of the amplifier.
Drift vs Time : the slowly varying change in offset voltage and offset 
current with time.
Dropout Voltage : the input-output voltage differential at which a circuit 
ceases to regulate against further reductions in input voltage.
Dual Slope Type ADC : an indirect method of conversion whereby an 
analogue voltage is converted into a time period by an integrator and 
reference, and then measured by a clock and counter.
Dynamic Accuracy : the total error of a data converter or conversion 
system when operated a t its maximum specified conversion rate or through­
put rate.
Dynamic Range : the dynamic range is the ratio of the largest signal to 
the smallest signal (excluding zero) expressed in decibels (dB).
Efficiency : ratio of output to input power expressed as a percentage. 
Electro-Magnetic Compatibility : the ability of electrical equipment to 
operate in a given environment with other equipment, without causing 
intolerable EMI levels; or conversely, the ability of electrical equipment 
to operate normally in a given EMI environment.
Electro-Magnetic Interference : undesired electrical energy that may alter 
the normal functioning of a circuit that absorbs it.
Faraday Shield : an electrostatic shield between input and output windings 
of a transformer. This is done to reduce capacitive coupling between the 
input and output of a power supply.
Feedback type ADC : a class of analog-to-digital converters in which a 
DAC is enclosed in the feedback loop of a digital control circuit which 
changes the DAC output until it equals the analog input.
Feedback Sense Voltage : the voltage, referred to ground, on the feedback 
terminal of the regulator while it is operating in regulation.
Filter : electronic circuitry that blocks some signal components while 
allowing other components to pass through.
Firmware : a set of software instructions placed permanently or temporarily 
in a read-only memory.
Flash Conversion : see parallel type ADC.
Foldback Current Limiting : an overload protection method whereby the 
output current is decreased as the load approaches short circuit. Under 
output short circuit, the output current is therefore less than rated output 
current. This technique minimizes internal power dissipation under 
overload conditions.
Full Power Response : the maximum frequency at which a device can 
supply its peak-to-peak rated output voltage and current, without 
introducing significant distortion.
Full Scale Range s the difference between maximum and minimum analog 
values for an ADC input or DAC output.
Functional Compliance : the functional compliance of a DAC is the voltage 
range over which the current output can be driven and for which the DAC 
output current will maintain the same relative accuracy (the output can 
change absolutely).
Gain : the ratio of the output signal to the associated input signal of 
a device.
Gain Bandwidth Product : a constant in amplifiers with the usual 
6 db/octave 'roll-off1 numerically equal to the frequency at which the 
gain has "rolled off" to unity.
Gain Error : if the reference voltage of a DAC is exactly the nominal 
value, then the transfer characteristics of the converter should follow the 
ideal straight line. However, due to imperfections in the converter, the 
transfer function may diverge from this line. This error is known as gain 
error and is the difference between the slope of the actual transfer 
characteristic and the slope of the ideal transfer characteristic.
Gain Roll-Off : the rate at which the open-loop gain falls off with 
increasing signal frequency.
Gate Equivalent Circuit : a basic unit-of-measure of relative digital 
circuit complexity.
Gaussian Noise : noise whose amplitude is characterised by the Gaussian 
distribution, (e.g. white noise, ambient noise, hiss).
Glitch : a glitch is a switching transient appearing in the output during 
a code transition. Its value is expressed in volts (V x ns) or current 
(mA x ns) and tim e duration or in charge transferred.
Handshaking : line-termination interplay to establish a data-
communication path.
Hardware : the mechanical, electronic, magnetic and electrical parts of 
a computer system.
Hexadecimal : system of counting to base 16. Needs 1 nibble to express,
i.e. 0, 1, etc., up to 15 is expressed by 4 bit groups 0000, 0001, etc., up 
to 1111.
Hertz : the basic measurement unit of frequency. Used to be called 
cycles per second.
Hysteresis Error : the small variation in analog transition points of a 
converter whereby the transition level depends on the direction from which 
it is approached. In most ADCs this hysteresis is very small and is caused 
by the analog comparator.
Indirect Type ADC : a class of analog-to-digital converters which converts 
the unknown input voltage into a time period and then measures this period. 
Input Bias Current : the DC input current required a t each input of an 
amplifier to provide zero output voltage when the input signal and input 
offset voltage are zero. The specified maximum is for each input.
Input Code : unipolar binary, offset binary, one's complement, two's 
complement, BCD, etc.
Input Current Noise : the input current which would produce, at the output 
of a noiseless amplifier, the same output as that produced by the inherent 
noise generated internally in the amplifier when the source resistances 
are large.
Input Impedance : the complex impedance seen looking into the input 
terminals.
Input Noise : the normalized value of any output disturbance not contained 
in the input signal.
Input Noise Current : the peak-to-peak noise current within a specified 
frequency band.
Input Noise Current Density : the rms noise current in a 1Hz band centered 
on a specified frequency.
Input Noise Voltage Density : the rms noise voltage in a 1Hz band centered 
on a specified frequency.
Input Offset : the difference of the two input bias currents of a differential 
amplifier.
Input Offset Voltage : that voltage which must be applied between the 
input terminals through two equal resistances to obtain zero output voltage. 
Input Protection : a means of protecting an input of a device from damage 
due to the application of excessive input voltage.
Input Voltage Noise : the differential input voltage which would produce, 
at the output of a noiseless amplifier, the same output as that produced 
by the inherent noise generated internally in the amplifier when the source 
resistances are small.
Input Voltage Range : the range of an amplifier's input voltage for which 
the device will operate as a linear amplifier.
Input Resistance : AC impedance measured as a ratio of input voltage to 
input current.
Input Resistance Differential Mode : the ratio of small-signal change in 
input voltage to a change in input current at either input terminal with 
the other grounded.
Input Sensitivity : the minimum level of input signal at a specified frequency 
required to produce a specified signal-to-noise ratio at the output. 
Integrating Type ADC : one of several conversion techniques whereby the 
analog input is integrated with time. This includes dual slope, triple slope, 
and charge balancing type ADCs.
Integral Linearity Error : the maximum deviation of a data converter 
transfer function from the ideal straight line with offset and gain errors 
zeroed. It is generally expressed in LSB's or in percent of FSR. 
Intermodulation Distortion: interference effects caused by the generation, 
in non-linear circuitry, of the sum and difference frequencies of two or 
more electrical signals having different frequencies.
Isolation : the resistive and capacitive coupling between the input and 
output of an isolated supply. This is generally given in megohms and 
picofarads and is normally determined by the transformer characteristics. 
Isolation Difference : maximum dc voltage difference that can be 
continuously applied between source terminals and output terminals without 
degrading power supply operation.
Titter : the possible deviation in aperture time from one sample to hold 
transition to the next.
Large Scale Integration : a concept whereby a complete major subsystem 
or function containing circuitry of complexity equal to between 100 and 
999 equivalent gates is fabricated as a single microcircuit.
Large Signal Voltage Gain : the ratio of change in output voltage (over 
a specified range) to a change in input voltage.
Leakage Current : the AC or DC current flowing between input and output 
of an isolated supply with a specified voltage applied between input 
and output.
Least Significant Bit : the lowest-order bit or the bit with the least weight. 
Line Regulation : change in dc output voltage, due to variation of input 
voltage with all other factors held constant, expressed as a percentage of 
the nominal dc output voltage.
Linearity : the maximum deviation of an actual output from an ideal 
output defined by a straight-line drawn through the end points of the 
transfer function. This is the error that remains after offset and gain 
errors have been nulled.
Linearity Error : the maximum deviation from an ideal straight line drawn 
between the output voltage when Vjn  = 0 and the output voltage when 
Vin  = maximum analog voltage, expressed as a percentage of the maximum 
analog voltage.
Load Regulation : change in dc output voltage, due to variation of external 
load current with all other factors held constant, expressed as a percentage 
of the nominal dc output voltage. Usually the external current is varied 
from zero to rated maximum.
Long Term Stability : the variation in data converter accuracy due to 
time change alone. It is commonly specified in percent per 1000 hours 
or per year.
Major Transition : in a data converter, the change from a code of 1000...000 
to 0111... 1111 or vice-versa. This transition is the most difficult one to 
make from a linearity standpoint since the MSB weight must ideally be 
precisely one LSB larger than the sum of all other bit weights.
Maximum Safe Input Voltage : the maximum peak value, continuous voltage 
that may be applied at, or between, the inputs without damage.
Medium Scale Integration : a concept whereby a complete subsystem or 
function of complexity equal to between 12 and 99 equivalent gates is 
fabricated as a simple microcircuit.
Microprocessor : a central processing unit on a silicon chip.
Missing Codes : in an ADC, the characteristic whereby not all output 
codes are present in the transfer function of the converter. This is caused 
by a nonmonotonic DAC inside the ADC.
Monotonicity : when the input code of a DAC is increased in 1 LSB steps, 
the analogue output of the DAC should also increase, staircase fashion. 
If the output always increases in this manner, then the DAC is said to 
be monotonic.
Most Significant Bit : the highest-order bit or the bit with the 
greatest weight.
Multiplying Type DAC : a type of digital-to-analog converter in which the 
reference voltage can be varied over a wide range to produce an analog 
output which is the product of the input code and input reference voltage. 
Multiplication can be accomplished in one, two, or four algebraic quadrants.
Nibble : half a byte, i.e. 4 bits. One hex digit needs 4 bits or 1 nibble 
to express it.
Noise Rejection : the amount of suppression of normal mode analog input 
noise of an ADC or other circuit, generally expressed in dB. Good noise 
rejection is a characteristic of integrating type ADCs.
Non-linearity : the maximum amount by which any actual transition point 
deviates from the corresponding ideal transition point. It is specified as 
a percentage of full-scale or a fraction of an LSB. A linearity error of 
less than + j  LSB assures no missing codes.
Normal Mode Rejection : the attenuation of a specific frequency or band 
of frequencies appearing directly across two electrical terminals.
Octal : breaks up a binary number into groups of three bits, starting at 
the least significant bit (LSB).
Offset : an amount which is added to a base address to obtain any given 
member of an array.
Offset Drift : the change with temperature of analog zero for a data 
converter operating in the bipolar mode. It is generally expressed in 
ppm/°C of FSR.
Offset Error : the deviation from the theoretical output with all internal 
DAC switches in the off state. A DAC that has only offset error displays 
a transfer function either to the right or left of the theoretical transfer 
function but parallel to it.
Open Loop Gain : the ratio of the output signal voltage to the differential 
input signal voltage.
Open Loop Output Resistance : the small-signal driving-point resistance 
of the output terminal with respect to ground at a specified quiescent 
DC output voltage and current.
Operating Temperature Range : the temperature range, ambient unless 
otherwise indicated, over which the device may be safely operated. 
Output Impedance : this is the ratio of the change in output voltage to 
the change in output current under specified AC or DC conditions. 
Output Load Current Rating : the maximum current tha t an amplifier will 
deliver to, or accept from, a load.
Output Resistance : (a) the open-loop source resistance with respect to 
ground; and (b) the small signal resistance seen at the output with the 
output voltage near zero.
Output Voltage : the nominal DC value of the voltage at the output 
terminals of a supply. It is assumed that any ripple or noise is averaged 
in the measurement.
Output Voltage Accuracy : the maximum deviation of the output voltage 
from its rated DC value. Input voltage is nominal value and tem perature 
is room tem perature.
Output Voltage Swing : the peak output voltage that can be obtained 
without clipping into a specified load resistance.
Output Voltage Tolerance : deviation from specified voltage to the value 
of the specified output voltage (expressed as a %) with all other 
factors constant.
Overload Recovery Time : the time required for the output of an amplifier 
to return from saturation to linear operation, following the removal of an 
input overdrive signal.
Overshoot : a transient voltage change in excess of the normal regulation 
limits which can occur when a power supply is turned on or off, or when
there is a step change in line voltage or load.
Over Voltage Protection : a mechanism whereby the output is shut down 
if the output voltage for any reason exceeds a specified value. This 
feature is specially important for 5 Volt logic supplies.
Parallel Type ADC : an ultra-fast method of conversion which uses an 
array of 2n - 1 comparators to directly implement a quantizer, where n 
is the resolution in bits. The quantizer is followed by a decoder circuit
which converts the comparator outputs into binary code.
Postfilter : linear tim e - invariant low pass continuous tim e filter, usually 
following a DAC.
Power Bandwidth : that frequency at which the voltage gain is reduced 
by 3dB with respect to the flat band voltage gain specified for a given 
load and output power.
Power Supply Rated Voltage : the normal value of power supply voltage 
at which an amplifier is designed to operate.
Power Supply Rejection : the ratio of the change in input offset voltage 
to the change in power supply voltages producing it.
Power Supply Sensitivity : the change in the output of a converter due to 
a change in the power supply value is called the power supply sensitivity. 
Power Supply Voltage Range : the range of power supply voltage over 
which a device may be safely operated.
Precision : the degree of repeatability, or reproducibility of a series of 
successive measurements. Precision is affected by the noise, hysteresis, 
time, and tem perature stability of a data converter or other device. 
Program : sequence of instructions for a computer.
Programmable Read Only Memory : tends to refer to those memories 
which incorporate fusible nichrome links for storage of information. 
Propagation Type ADC : a type of conversion method which employs one 
comparator per bit to achieve ultra-fast conversion. The conversion 
propagates down the series of cascaded comparators.
Quantizing Error : the inherent uncertainty in digitizing an analog value 
due to the finite resolution of the conversion process. The quantized 
value is uncertain by up to + Q/2 where Q is the quantum size. This 
error can be reduced only by increasing the resolution of the converter. 
Also called ’quantization uncertainty1 or 'quantization noise'.
Quiescent Current : the current required from the power supply to operate 
an amplifier with no load and with the output at zero.
Random Access Memory : read / write memory.
Rated Output Current : the maximum current which can be drawn from 
the output of a supply for specified regulation or tem perature change. 
The output current is derated with tem perature for some supplies.
Read Only Memory : a storage medium in which information is held 
permanently, and which cannot be altered.
Real Time : a real time process is one in which, on average, the computing 
associated with each sampling interval can be completed in a time less 
than or equal to the sampling interval.
Reflected Input Ripple : alternating currents flowing through the source 
circuitry as a result of internal switching.
Regulation : the maximum amount that the output will change as a result 
of the specified change in line voltage, output load, tem perature or time. 
Line regulation, load regulation stability, and tem perature coefficient are 
defined and usually specified separately.
Relative Accuracy : the deviation of a DAC's analog value a t any code 
from its theoretical value, after calibration of the full-scale range. 
Remote Error Sensing : a means by which a power supply senses the 
voltage directly at the load. This connection compensates fo r voltage 
drops in the connecting wires.
Resistor Transistor Logic : the first monolithic logic family to become 
commercially available. It is based generally on a combination of resistors 
and one transistor per gate.
Resolution : the resolution of an ADC is simply the number of bit outputs 
that the converter possesses. As with a DAC, resolution implies nothing 
about the accuracy of a device. The resolution of a DAC is the number 
of states (2n) that the FSR is divided (or resolved) into, where n is equal 
to the number of bits.
Ripple : stated either in peak-peak or in rms value, ripple specifies the 
maximum ac component that appears in a dc output. Unless specified 
separately, ripple includes unclassified noise.
Series Regulation : a popular regulation method whereby a control device 
is placed in series with the power source in order to regulate the voltage 
across the load.
Settling Time : settling tim e is the to tal time (including slew time) required 
for the output to settle within an error band around its final value after 
a change in input.
Shielding E lectrostatic : a faraday shield between input and output (usually 
between transformer windings) provided to reduce capacitive coupling 
between input and output circuits.
Short Circuit Protection (Automatic) : any automatic current limiting 
system which enables a power supply to continue operating at a limited 
current, and without damage, into short circuits.
Sign Magnitude Binary : the natural binary code to which a sign bit is 
added to distinguish positive from negative in bipolar operation.
Small Scale Integration : integrated circuits of less complexity than 12 
equivalent gates.
Slewing R ate : this is the maximum rate of change of output voltage for 
a step input.
Software : all computer programs, associated with the computer system, 
whether system or software, or application programs.
Softstart : some power supply units are fitted  with an input inrush current 
limiting circuit. This delays the availability of output voltage.
Stability : the percent change in output voltage as a function of time at 
constant input voltage, load and temperature.
Standby Current : current drawn from the source by a switching regulator 
or a dc to dc converter with no externally applied load.
Storage Temperature Range : the temperature range over which the device 
may be safely stored, unpowered.
Successive Approximation Type ADC : a conversion method that compares 
in sequence a series of binary weighted values with the analog input to 
produce an output digital word in just n steps, where n is the resolution 
in bits.
Supply Current : the current required from the power supply to operate 
a device with no load.
Switching Frequency : the rate a t which the source voltage is switched 
or chopped in a switching regulator or dc to dc converter.
Temperature Coefficient : the change in analog magnitude with
tem perature, expressed in ppm/°C.
Temperature Range Operating : the range of environmental tem peratures 
(usually in °C) over which a device can be safely operated.
Temperature Range Storage : the range of environmental tem peratures 
(usually in °C) over which a device can be safely stored, non-operating. 
Thermal Noise : j  type of electromagnetic noise produced in conductors or 
in electronic circuitry that is proportional to temperature.
Three State : a logic device has three-state output if it can achieve 
logic 0, logic 1 or a high impedance state  which effectively disables it 
and allows another three-sta te  device to define the bus logic levels. 
Throughput R ate : a data converter or acquisition system has a finite 
number of points that it can convert in any given time. Throughput rate 
is an expression of that quantity. It is dependent on the time it takes 
to make a conversion and the time required to set up to make the next 
conversion.
Tracking Type ADC : a counter-type analog-to-digital converter which can 
continuously follow the analog input at some specified maximum rate and 
continuously update its digital output as the input signal changes. 
The circuit uses a DAC driven by an up-down counter.
Transient Recovery Time : the time required for an output voltage to 
settle within specified limits after an instantaneous change in output load 
current. This is generally measured with a defined load change. 
Transistor Transistor Logic : a logic family where the input of each gate 
comprises a multiple em itter transistor and the output is generally a pair 
of transistors connected in a push pull arrangement.
Tri-State : see 'three s ta te '.
True Compliance : of DAC is the voltage range over which the current 
output can vary while the DAC maintains an absolute accuracy of t  1/2 LSB. 
The higher the DAC output impedance, the better the voltage compliance 
will be.
Two's Complement Code : is mathematically achieved by taking the offset 
natural binary code, complementing the MSB and then, to obtain negative 
numbers, complementing the corresponding positive number and adding a 
"1" to the LSB.
Two-Stage Parallel Type ADC : an ultra-fast converter in which two 
parallel types are operated in cascade to give higher resolution.
Unity Gain Bandwidth : the frequency range from DC to the frequency 
where the amplifier open loop gain rolls off to unity.
Unity Gain Closed Loop Bandwidth : the frequency a t which the magnitude 
of the small-signal voltage gain of the amplifier, operated closed-loop as 
a unity-gain follower, is 3dB below unity.
Unity Gain Frequency Response : the frequency at which the open-loop 
gain becomes unity.
Useful Resolution : is the resolution (number of bits) at which an ADC 
has no missing codes. As with DACs, an n-bit ADC may have a useful 
resolution less than n bits.
Very Large Scale Integration : a concept whereby a complete system 
function, equivalent to 1000 or more gates, is fabricated as a single 
microcircuit.
Voltage Gain : the ratio of the change in output voltage to the change 
in voltage between the input terminals producing it.
Warm up Time : the tim e (after power turn on) required for the output 
voltage to reach its equilibrium value within the output accuracy 
specification.
Zero Error : the deviation from the theoretical output a t O-V.
Zero Order Hold : an ideal sample and hold.
Zero Scale Symmetry Error : this definition applies only in the analog 
output of a DAC produced by switching the sign bit with a zero code 
input to the magnitude bits. It is expressed in units of voltage, current, 
or in fractions of an LSB.
A P P E N D I X  2
Flexible digital correlator
W. M atley an d  P. How ser
Indexing termi: Correlators, Digital fillers >.
A bstract: Development o f  a  flexible digital correlator is described, suitable for the generation o f  bo th  cross* 
and auto*correiation functions from bandlim ited signals u p  to  5 kHz. The resulting instrum ent is a 100 points 
10 kHz sampling rate, 8 b it data word correlator; it can be used in series or parallel com binations. Some 
preliminary data are provided on its application as a digital filter.
1 Introduction
The general purpose correlator described was developed at 
the University of Surrey in support of a research programme 
into communications modulation techniques. Its primary 
objective was to generate a continuous cross-correlation 
function o f an input signal against a stored signal template: 
a rapid template update facility enables the equipment to 
additionally function as an autocorrelator. The resulting 
general-purpose digital instrument represents a compact 
exploitation of current semiconductor technology.
2 General
The cross-correlation function R xy(r) for two waveforms 
x(t)  and y ( t  +  r )  having a time shift t  between them and 
considered over an interval T is:
R xy(r) =  j;  x (t)y(t +  r)d t  (Reference 1)
A basic functional diagram of a correlator fulfilling this 
function is shown in Fig. 1 where the function x(f)  is the
r t i t
JLL
\  template; 
\  store /  \  *1*1 /
n -2 n-1
Rxytr)
Fijj. 1 Functional diagram o f  correlator
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stored template. The length o f the tapped delay line is T  
and the number of taps n is determined by the number of 
samples of the y[l) required to unambiguously define its 
signal content. The template store is composed of n statisti­
cal samples of x(f).
For this basic correlator the sequence of operation is as 
follows: At the initial instant o f  operation the instantaneous 
samples of y(t)  appearing at each delay line tap are all 
multiplied by their corresponding stored template samples 
o f x(f) and the results are summed. In principle the output 
o f the summer should be averaged by dividing by n , but 
without carrying out the division the output o f the summer 
is a scaled version of the first point on the cross-correlation 
function corresponding to t  =  0. After a time interval T\ 
corresponding to Tjn the y ( t)  samples appearing at the 
delay line taps will all have progressed one tap position to 
the right and the sequence of multiplications and summing 
is repeated producing the second point of R xy( j i) .  By 
repeating this process at intervals of Tjrt corresponding to 
an increasing time shift the discrete samples at the output 
o f the summer will represent a continuous plot o f Rxy(r).
The basic operational requirements were for a correlator 
operating on a 0—4 kHz baseband signal, a correlation time 
window T  of 10 ms, and a dynamic range o f not less than 
40 dB. The correlators were to be cascadable so that T  
could be increased in multiples of 10 ms, and suitable singly 
or in multiple combinations for wider bandwidth appli­
cations. A physical constraint was that the complete 
correlator was to be mounted on a single printed circuit 
board of maximum dimensions 26-16 cm x 15-62cm.
3 System considerations
Implementation of the basic correlator o f Fig. 1 is depen­
dent on two key items, i.e. the tapped delay line and the 
multipliers.
Ideally an infinite number of delay line taps and 
continuous multiplications are required for a continuous 
cross-correlation function plot if  no restrictions are to be
control
sorople recircutate dear
functionfctorwft
Fig. 2 Basic correlator system
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placed on bandwidth; this is clearly impractical. However 
for a bandwidth restricted to 2?Hz the minimum number of 
delay taps as derived from the Nyquist.sampling criterion is 
given by 2TB where T  is the total line delay in seconds. For 
a specified T  of 10 ms and bandwidth of 4 kHz, the mini* 
mum number o f  delay taps is 80; in order to create a design 
margin the required number o f taps will be considered to be 
100, i.e. taps at intervals of 100 fis.
The full range of 100 multiplications and products 
summation is required to be completed in each lOOps. 
period. Use o f a high speed multiplier unit would allow it to
be time multiplexed so that one unit could perform all of 
the multiplications sequentially inside the required period. 
In this case the delay line and template store only require 
to  have available at any one time read-out information 
relating to one tap point. Multiplexed read-out points could 
thus reduce the number of delay line output connections 
by up to two orders with an almost proportionate reduction 
in the required p.c.b. packaging area.
The basic correlator system design o f Fig. 2 was pro­
posed, based on the factors of signal delay quantisation and 
multiplexing of both multiplier and delay line read-outs.
sto tus control signals 
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This system design as shown could be realised in either 
analogue or digital form; its sequence of operation is briefly 
described below.
The input signal y (t)  is sampled at a rate of 10 kHz and 
each new sample is inserted into cell number 1 of the delay 
line as all other cell contents move forward by one position, 
the contents of cell 100 are lost at each new sample instant. 
The template function x(f) is similarly stored as 100 fixed 
samples hi the function store. During the 100/rs period 
between samples the contents of all pairs of corresponding 
cells in the function store and delay line are multiplied 
together and their products are summed in the accumulator. 
This is effected by causing both the delay line and function 
store to go into a recirculate mode which is clocked at 
101 x 10kHz, i.e. 1*01 MHz. During this mode the first 
quantities to be presented to the multiplier are the contents 
o f cells 100, the first recirculate clock pulse presents the 
contents of cells 99, etc., until 100 multiplications have 
been completed. The contents of the accumulator then 
represent one point on the correlation function f?xy(r) so 
they are outputted and the contents of the accumulator 
cleared ready for the next 10 kHz sampling and processing 
cycle.
Selection o f an all-digital method resulted from detailed 
consideration o f the key items referred to above, the delay 
line and multiplier. In the case of the delay line the obvious 
analogue contender was the charge coupled device (c.c.d.), 
however the dynamic range requirement meant that sample 
values had to retain an accuracy of say \%  and this was not 
digital; the additional constraint of single board packaging 
subjected to 100 complete recirculations. Hence it was 
decided that the delay line and template store would be 
digital, the additional constraint of single board packaging 
led to the choice of shift registers which were packaged as 
2 x 100 bits complete with recirculate logic in a single d .ij. 
package. Dynamic range considerations determined that 
8-bit samples were required giving a quantisation resolution 
of 1 part in 256.
The critical multiplier criteria were speed and precision. 
It was required to access the input data, effect their multi­
plication, read into the accumulator, and reset to zero in 
less than 1 ps. Analogue methods required two high speed 
digital-to-analogue convertors (d.a.c.s) and a high speed 
4-quadrant multiplier, which in fact proved prohibitively 
expensive for the required performance. However, a special 
high-speed digital 8-bit multiplier which had been developed 
by the University o f Surrey (Reference 2) was available at 
this time having a cycle time less than 150 ns and its use 
gave the additional flexibility o f wider bandwidth working 
if required as a further development.
The digital system design is shown in Fig. 3; in which 
additional operational flexibility has been created by 
providing for the input/output signals to be either digital or 
analogue and a template buffer store provides for assembly 
of a new template while the prescribed cross-correlation 
function is being generated. The new template can be 
loaded from the buffer inside lOOps. All sequence control 
signals can be externally synchronised to facilitate series 
and staggered parallel operation of- multiple correlator 
assemblies.
4 Design details
The correlation system as shown in Fig. 4 comprises a 
sampled analogue-to-digital conversion section followed by 
the analogue or digital input format selector. The input
data is stored in digital form in registers prior to sequential 
presentation to the high speed multiplier. Accumulated 
multiplications complete the correlation function.
Control input ‘load/correlate* instructs the unit to be 
ready to load a template function, or sets it for correlation.
The ‘digital/analogue’ control selects digital or analogue 
datB inputs.
When a rising edge is presented to the ‘load buffer’ 
input, digital data at the buffer register input is loaded into 
the buffer register. ■ .
A rising edge applied to  the ‘trigger’ input initiates:
(i) real time input sampling in correlate mode
(ii) analogue template sampling in the analogue load 
mode
(iii) complete transfer of buffer contents into the tem­
plate function register when digital load is selected
The analogue template input, if selected by the control 
signal ‘digital/analogue’, will be sampled by the sample and 
hold unit when a ‘trigger’ signal is received. The analogue 
data is then digitised and routed through the latch and 
template multiplexer to be loaded into the template register.
When the control has been set to digital, the template 
register is ready to accept the contents o f  the buffer register. 
On receipt o f a trigger pulse, the entire contents o f the 
buffer will be transferred at high speed into the template 
register. The buffer will have been previously loaded with 
the template function. When the template has been loaded 
into the template store, it is possible to start correlation. 
This is selected by setting the ‘load/correlate’ input to logic 
0.
When analogue correlation has been chosen, a trigger 
input will cause the correlation input data to be processed 
by the sample and hold. The sampled signal is presented to 
the a.d. convertor and its digital value is stored in the latch. 
The correlation multiplexer routes the data to the corre­
lation register. Once this is loaded, an internally generated 
high-speed clock recirculates both registers so that each 
sample value is multiplied by its corresponding template 
coefficient and can be accumulated to form the correlations 
function. Finally, the correlation function is presented at 
the digital and analogue outputs.
When digital real-time inputs are being processed, the 
correlation register will be loaded from the digital corre­
lation input. Each sample will be loaded when a rising edge 
occurs on the trigger input. The subsequent operation is as 
for the analogue case above.
Fig. 5
a Input il fm l 
b C orrelator o u tpu t
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The diagram (Fig. 4) shows additional digital outputs 
s.r.b.o., s.r.l.o. and s.r.c.o. . These are provided to permit 
several correlator units to be connected for serial or parallel 
operation.
B Construction
The complete system is contained on a double-sided printed 
circuit board of dimensions 26<16cm x 15-62cm. Compo­
nents were positioned to simplify interconnections and to 
minimise electrical noise. All external connections to the 
unit are made via a 58-way double-sided connector.
6 Test results
The completed correlator has been subjected to a series of 
tests which have verified its bandwidth, dynamic range and 
correlation capabilities. Fig. 5 shows the correlator output 
resulting from the use of a 28-bit 3-level p.r.b.s. input signal, 
and Fig. 6 shows the signal/noise enhancement feature of 
the correlator on the same signal buried in noise. In the 
latter case the S/N  ratio is improved by about 20 dB. Fig. 7 
shows the frequency amplitude plot for equal weight tem­
plate coefficients; the depth of the nulls indicates that the 
available dynamic range is greater than 40 dB.
Fig. 6
a Input signal buried in noise 
b Correlated ou tpu t signal
7 Further application areas
The correlator was developed primarily as a cross-correlation 
function generator but the rapid template update facility 
also allows it to be used as an autocorrelation function 
generator.
Additionally an algorithm has been developed which 
generates sets of template coefficients which cause the 
correlator to act as a nonrecursive digital filter. (Reference 
3). When used as a digital filter the baseband of applied 
signals must be limited to less than 5 kHz (Nyquist sampling 
criterion) or aliasing will occur. Filter characteristics can be. 
generated within the general limits o f minimum 3 dB band­
pass resolution of 100 Hz, maximum skirt attenuation rate 
. 40 dB/100 Hz, maximum stopband rejection of about 40 dB. 
The overall baseband, minimum frequency resolution and 
attenuation rate all scale with clock frequency.
Fig. 8 shows a lowpass digital filter characteristic obtained 
by optimising the template coefficieat for minimum out of
band spurii; below the Nyquist limit all spurii are more than 
40 dB down on the inband response. A further benefit of 
the digital filter used in the modern application is the linear 
phase response.
-20
-60 100 300
Fig. 7  Response for equal weight template coefficients
p a s s b c n d  5kHz 10kHz
N yq u i s t  l imit  s a m p l i n g  r a t e
Fig. 8  Lowpass digital filter response
8 Comments
A digital correlator has been described which was developed 
by a University o f Surrey academic and professional 
engineer project team under the auspices o f the Industrial 
Electronics Group. The original requirement which stimu­
lated the development was fo r . a special research tool 
needed in the study of communications modulation 
techniques. In satisfying the sponsors’ operational require­
ment, using current production technology which assures 
operational reliability, an important new academic research 
topic has been created in signal processing and digital
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filters. This is tin example o f the mutual benefits o f co- 
operation between universities and Industry in which 
solution of an industrial problem stimulated a research 
interest which is now poised to solve further industrial 
problems.
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PROCEDURE FOR GENERATING WIRING LISTS FOR USE WITH tEgga STYLE GENERAL 
PURPOSE WIRING BOARDS
1 . W iring  l i s t s  sh o u ld  be  b ased  on th e  s ta n d a rd  fo rm a t b la n k  which i s
o b ta in a b le  from  th e  I .E .G .
2 . In c lu d e  T i t l e  and Page Number,
3. I n s e r t  th e  co n n e c tio n  number in  th e  l e f t  hand colum n.
H, Check th e  IC d a ta  s h e e ts  and d e term in e  th e  VCC and ground power p in s .
5 , L i s t  a l l  VCC power c o n n e c tio n s  f i r s t  and in c lu d e  a  ,,BH in  th e  box t o
I n d ic a te  t h a t  th e  IC so c k e t p in s  shou ld  be b e n t" to  touch  th e  VCC copper 
t r a c k ,  b e fo re  s o ld e r in g .
6 . N ext l i s t  a l l  th e  main ground power con n ectio n s to  th e  IC s and in c lu d e
a  ’’B” to  show t h a t  th e s e  p in s  sh o u ld  be b e n t t o  th e  ground co p p e r t r a c k  
p r i o r  to  s o ld e r in g .
note
C are sh o u ld  b e  ta k e n  i f  an IC (e g  SN 7H83A) h as n o n -s ta n d a rd  VCC and 
ground p in s .
7 . VCC c r  ground s ig n a l  c o n n e c tio n s  sh o u ld  n o t be b e n t b u t  m ust be  l in k e d  t o  
th e  a p p ro p r ia te  copper t r a c k  by means o f  th e  w ire  from th e  w ir in g  p e n .
8 . Edge co n n e c to r  pads on th e  "B" s id e  o f  th e  bo ard  (w ir in g  s id e )  sh o u ld  be  
l i s t e d  n e x t , ,  u s in g  th e  edge c o n n e c to r  p a d , a s  th e  s o u rc e .
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9 . The "A” s id e  edge co n n e c to r pads sh o u ld  be l i s t e d  a f t e r  th o se  on th e
"B" s id e .
1 0 . A l l  o th e r  connectionsC data and c o n t ro l )  can now be l i s t e d .  In ' each ca se  
i t  i s  im p o r ta n t t h a t  th e  s h o r te s t  r o u te  betw een te rm in a tio n s  sh o u ld  be 
chosen (e x c e p t i f  o th e rw ise  s t a t e d ) . '
11 . I f  th e  so u rc e  o f  a  s ig n a l  i s  between two w ide a p a r t  s in k s  th e n  two w ire s  
can be c a l l e d  up.
1 2 . Each box w hich l i s t s  s in k  connections can be used  f o r  more th a n  one c o n n e c tio r  
i f  n e c e s s a ry .
13 . A ll  d i s c r e t e  com ponents.on th e  b o a rd , w ith  th e  e x c e p tio n  o f  th o se  used  
f o r  d e -c o u p lin g  p u rp o se s , a r e  te rm in a te d  a t  Vero p in s .  These p in s  a re  
d es ig n a ted  ac co rd in g  to  t h e i r  p o s i t io n  on th e  board  a s  fo llo w s  s-
When th e  b o ard  i s  viewed from th e  component s i d e ,  w ith  th e  tw in  edge 
c o n n e c to r  a t  th e  bo ttom , a p in  in  th e  l e f t  hand h o le  in  column T and 
row 35 w i l l  be d e s ig n a te d  T35B w h ile  a  p in  i n  th e  r i g h t  hand h o le  
w i l l  be T35A.
N.B. Do n o t u se  h o le s  1 0 , 11 , 22 , 23 , .34, 35 , 46 and 47 f o r  d i s c r e te  
component p in s  a s  th e s e  a re  l i k e l y  t o  b e  covered  by w ire  ru n s .
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PROCEDURE FOR THE ASSEMBLY AND WIRING OF B f f l  STYLE GENERAL 
PURPOSE WIRING BOARDS ' ’
1 . R efe ren ce  must be made to  th e  fo llo w in g  documents 
P a r t s  L i s t
Component Layout 
W iring  S t r ip  Layout 
W iring L i s t
2 . O b ta in  th e  fo llo w in g  components and m a te r ia ls  
G .P. Board
I .C .  H olders 
Vero P in s  
W iring  S t r ip s  
W ire and W iring Pen 
E v o s tic k  Glue
O ther components such a s  r e s i s t o r s  and c a p a c i to r s  a s  s p e c i f i e d  i n  
th e  P a r t s  L i s t .  I n te g r a te d  c i r c u i t s  a r e  n o t r e q u ir e d  u n t i l  t h e  
w ir in g  h as been com pleted and checked .
3 . To p re v e n t th e  p r in te d  c i r c u i t  l e t t e r s  and num erals p e e l in g  from  th e  
c i r c u i t  bo ard  when i t  i s  b e in g  h a n d le d , th e y  sh o u ld  be  sp ray e d  w ith  
a  t r a n s p a r e n t  p r o te c t iv e  c o a tin g  such a s  L e tra s e t .  101 o r  s im ila r . .
The r e s t  o f  th e  board  m ust be masked w h ile  t h i s  i s  done.
4 .  B efo re  ap p ly in g  s o ld e r  t o  th e  b o a rd  i t  i s  e s s e n t i a l  t o  p r o t e c t  th e  
g o ld  p la te d  edge co n n ec tio n  f in g e r s  from  s o ld e r  s p i l l a g e  by 
c o v e r in g  them w ith  m asking t a p e .
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5 . I n s e r t  s o ld e r  th e  sm a ll s h o r tin g  p in s  (Vero ty p e  18-0224E) 
which co n n ect th e  ends o f  each power t r a c k  from one s id e  o f  th e  
pcb t o  th e  o th e r .  P in s  a re  t o  be very  f irm ly  p re s se d  in to  th e  
w ir in g  s ide , o f  th e  board  so  t h a t  th e  head o f  th e  p in  i s  in  
c o n ta c t  w ith  th e  t r a c k  p r i o r  to  s o ld e r in g .  I n s e r t  and s o ld e r  
te rm in a l  p in s  (Vero ty p e  18-0222D) in  a l l  edge co n n e c tio n  f i n g e r  
pads t h a t  a r e  u se d . These p in s  must n o t p ro tru d e  more th a n  0 .1 "  
on th e  w ir in g  s id e  o f  th e  board  and shou ld  th e r e f o r e  be in s e r t e d  
from th e  component s id e .
6 . I n s e r t ’IC h o ld e rs  th e  c o r r e c t  way round w ith  P in  1 low er r i g h t ,  
i n  th e  p o s i t io n s  shown on th e  component la y o u t s h e e t .  (Note some 
h o ld e rs  a re  14 p in  w h ile  o th e rs  a re  16 p in ,  e t c ) .  Bend th e
Vcc and Ground p in s  on th e s e  h o ld e rs ,  a s  in d ic a te d  in  th e  
w ir in g  l i s t  ( ’B1 on th e  l i s t  means bend p in  t o  a p p ro p r ia te  
t r a c k ) .  The b e n t p in s  sh o u ld  th en  be so ld e re d  t o  th e  t r a c k .
Some IC h o ld e rs  r e q u ir e  h e a t  sh u n ts  to  p re v e n t 
d i s t o r t i o n •o c c u rr in g  when h e a t . i s  a p p l ie d .
.7 . I n s e r t ,  bend and s o ld e r  th e  0 .1  yiF d e-c o u p lin g  c a p a c i to r s
in  th e  p o s i t io n s  shown on th e  component la y o u t s h e e t .
S o ld e r  in  th e  two 47 pF c a p a c i to r s -u s in g  t h e i r  le a d s  to  th ro u g h  co n n e c t 
b o th  s id e s  o f  th e  b o a rd .
8 . Mount a l l  d i s c r e t e  com ponents on Vero p in s  ty p e  18-0222D.
These m ust n o t p ro tru d e  more th an  0 .1 "  on th e  w ir in g  s id e  o f
th e  board  and sho u ld  th e r e f o r e  be in s e r t e d  from th e  component s id e .
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9 , P o s i t io n  th e  w ir in g  s t r i p s  between IC h o ld e r  p in s  ( ( u s u a l ly
on th e  w ide (0 .1 5 " )  t r a c k  ) a s  shown in  th e  W iring s t r i p  
la y o u t*  The W ir in g 's t r ip s  a re  norm ally  su p p lie d
to  th e  r e q u ir e d  le n g th  ( 6" )  b u t t h i s  should  be checked.
10 * When f ix in g  th e  w ir in g  s t r i p s  ca re  should  be ta k e n  to
a c c u r a te ly  l i n e  them up w ith  each o th e r  so  t h a t  w ire s  ru n n in g  
b e tw e e n s tr ip s  a r e  s t r a i g h t  and n e a t lo o k in g . S t r i p s  a r e  o n ly  
f i t t e d  where th e r e  a r e  v e r t i c a l  columns o f  IC h o ld e rs  and sh o u ld  
n o t  be  sh o r te n e d  when th e r e  i s  only one o r  two IC h o ld e rs  p e r  
colum n.
11 . The s t r i p s  a re  g lu ed  t o  th e  c i r c u i t  board  by means o f  E v o s tic k
C o n tac t A dhesive . A la y e r  o f  t h i s  i s  a p p lie d  t o  th e  back  o f  
each w ir in g  s t r i p  and im m ed ia te ly , w h ile  th e  ad h e s iv e  i s  s t i l l  
v e ry  ta c k y ,  th e  s t r i p  i s  p re sse d  onto th e  board  in  th e  r e q u ir e d  
p o s i t i o n .  I t  i s  th e n  removed so  t h a t  a  la y e r  o f  a d h e s iv e  i s  
l e f t  on th e  b o a rd . The ad h esiv e  on th e  board  and th e  w ir in g -  
s t r i p  i s  a llow ed  t o  d ry  (15 m in u te s) . The s t r i p  i s  th e n  
a c c u r a te ly  l in e d  up and p re sse d  f irm ly  in to  p o s i t io n  on th e  
b o a rd .
12 . Two s t r i p s ,  end t o  en d , m ust be f ix e d  h o r iz o n ta l ly  a lo n g
th e  c o n ta c t  f i n g e r  edge o f  th e  board . Again c a re  sh o u ld  
be  ta k e n  t o  a c c u r a te ly  p o s i t io n  them so t h a t  any w ir e s ,  
from  th e  v e r t i c a l  s t r i p s  between IC h o ld e r s ,  w i l l  p a s s  n e a t ly  
th ro u g h  th e  gaps in  th e  w a lls  o f  th e s e  h o r iz o n ta l ly  mounted 
s t r i p s .
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1 3 . When w ir in g  betw een 1C h o ld e r  p in s ,  a l l  w irin g  ru n s  can  be
com pleted b e fo re  s o ld e r in g  i s  s t a r t e d .  When w irin g  from  a  
c o n ta c t  f i n g e r  t o  an IC h o ld e r  p in  i t  i s  p re fe ra b le  t o  s t a r t  
th e  ru n  from  th e  c o n ta c t  f in g e r  pad . C ontact f in g e r s  a re  
in d ic a te d  by one l e t t e r  end one number (say  A 24) a s  d i s t i n c t  
from  IC h o ld e r  p in s  w hich a re  a l lo c a te d  one l e t t e r  and two 
numbers (sa y  P 1 3 -1 0 ).
14 . When r o u t in g  w ire s  betw een columns o f  ICs i t  i s  r e q u ire d  t h a t  th e  
bunches o f  w ire s  a re  ro u te d  v ia  th e  h o r iz o n ta l  w irin g  s t r i p s  o r  
ac ro s s  betw een v e r t i c a l  w ir in g  s t r i p s  in  l i n e  w ith  th e  fo llo w in g  
board  h o le  p o s i t io n s  :
Between h o le s  10 and 11 , 22 and 23, 34 and 35 o r  46 and 47.
Do n o t  u se  th e s e  h o le s  f o r  te rm in a tio n  p in s .
In  a l l  c a se s  th e  s h o r t e s t  ro u te  should  be ta k e n .
15 . A ll  s o ld e r in g  sh o u ld  be  done in  a  w e ll v e n t i la te d  room a s  th e  
in s u l a t i o n  on th e  w ire  g iv e s  o f f  sm all amounts o f  to x ic  
fumes ( to lu e n e  d i- is o c y a n a te )  when h e a te d .
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A real-time digital 
frequency transposer for 
the 100 Hz to 1-25 MHz 
band
R. E. H. BYWATER. B.Sc., Ph.D., MBCS. 
C.Eng., MIEE,* 
W . MATLEY, B.Sc., C.Eng., MIEE* 
and 
P. HOW SER, B.A., MBIM, MUM, FIQA, C.Eng., 
MIEE., MIERE*
Based on a paper presented at the /ERE Conference 
on Microprocessors in Automation and 
Communications heid in London in January 1981
S U M M A R Y
A real-time digital signal processor is described which, 
because of its w ide band operation, close tolerance 
bandw idths and linear phase/frequency response, has a 
w ide range of applications. These include general data 
handling and conditioning, frequency shifting and 
transposition, pre-processing for spectrum analysers and 
bandwidth compression.
Apart from analogue-digital convertors and pre­
amplifiers, the instrument is wholly digital and makes use 
of a combination of microprocessor techniques and hard­
wired logic to  achieve performance goals.
The transposer can either be operated manually or 
directly from a host digital computer via a parallel 
interface. Spare card space is also available to include 
either an IEEE488 or RS232 interface, as required.
* Department o f Electronic and Electrical Engineering. University 
o f Surrey. Guildford. Surrey. GU2 5XH
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1 introduction
In a wide range of signal processing applications, it is 
necessary to  be able to  manipulate bands o f  signals 
occupying prescribed parts o f  the frequency domain. By 
way o f examples, we may need to  extract a limited band 
from a wide spectrum so that its content can be studied 
in more detail. Alternatively, we may wish to  shuffle 
signalling channels in a block. Particularly in the latter 
case, it is essential that no phase distortion is introduced 
in this process so that wave shape is maintained.
The digital frequency transposer described in this 
paper is able to  accept a  band o f signals (spectrum) lying 
in the range o f  100 Hz to  1*25 MHz, to trim  the 
bandwidth to  any one o f the 64 widths in the range 
50 Hz to 50 kHz, and to resubmit the spectrum, shifted if  
necessary, to  any other part o f the same band.
Some o f  the important attributes o f the way in which 
this instrument performs these functions are as follows:
(i) All the signal processing functions are carried out 
using algorithms having a linear phase/frequency 
(group delay) characteristic. This was considered 
particularly important as an obvious application 
would be in the handling o f keying signals and 
digital data for which waveform integrity is vital.
(ii) The reconstituted signal should have a  minimum o f  
spurious signal components in other parts o f the 
operational spectrum created as a result o f  digital 
signal processing.
(iii) A large number o f  bandwidths should be available 
in a geometric progression. (It is not easy to  
maintain a  group delay characteristic in a system 
required to  achieve a 50 Hz bandwidth on signals 
centred at 1*25 MHz.)
The instrument is a hybrid consisting o f  a 
microcomputer plus hard-wired logic. Broadly, the logic 
is needed to program signal processing a t a 5 MHz 
sampling rate and the microcomputer performs the 
management role. Tasks for the latter include 
preparation o f computer o r keypad originating data, 
performance and ranging checks, bandwidth and 
spectral inversion control and self check.
2 Design Approach
In order to achieve the required design, in particular the 
variable bandwidths, it was decided that the incoming 
signal should first be converted to  baseband using a 
quadrature down-convertor to create both sine and 
cosine components. It would then be possible to 
substitute low-pass filters having cut-off frequencies over 
the appropriate range rather than band-pass filters with 
a performance up to 1‘25 MHz.
As baseband conversion implies the creation o f up as 
well as down products, the sampling frequency for the
a.d.c. (Fig. 1) has to be at least 4 times the highest 
incoming frequency. By so doing, the up-conversion 
products would not be folded back (in frequency) to  the 
intended pass-band. A  sampling frequency o f  5 MHz 
was therefore chosen.
The linear phase/frequency characteristic o f  the 
system, as a  whole, tended to imply that each processing 
component would individually have to  obey such a law. 
The possibility o f  post-correcting phase errors created in
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Fig. 2. Transversal filter to  give linear phase/frequency characteristic.
The implication o f the above is that the 5 MHz 
sampling rate must be changed to a lower rate which 
depends on the bandwidth chosen. A decimation type 
filter was chosen for this purpose. Again, it had to have a 
linear phase/frequency characteristic, but even more 
im portant, be capable o f  changing sampling rate without 
abrogating the Shannon sampling criterion for the 
outgoing sample stream. (The a.d.c., working a t 5 MHz, 
is capable o f handling signal components up to 2-5 MHz. 
F o r this design, if  the selected bandwidth is 50 Hz, 
corresponding to  25 Hz in each o f the quadrature 
channels, the sampling rate through the transversal filters 
is only 250 Hz.) The decimation filter therefore has two 
jobs to do:
(i) Reduce the sampling rate to that o f the transversal 
filter
(ii) Suppress signal components above the Shannon 
limit for the outgoing sampling rate to a level 
acceptable for the instrument specification.
The required characteristics were obtained by a series o f 
averaging circuits as described in Section 4.
The signal flow diagram for the front end o f the 
transposer appears in Fig. 3.
u T ra n s v e rs a l
t i l l e r  1
/Mm down\ tMH*
VeW rV
2 Identical 
d e c im a tio n
t r a n s v e r s a l  
f i l l e r  2
Fig. 1. A .d.c./quadrature down-convcrtor Tor transposer.
say, infinite impluse response filters, was discounted both 
on grounds o f quality o f  correction and difficulty o f 
processing. The main bandwidth-limiting filters are
Srovided by transversal elements. The number o f delay ne sections and coefficients for such filters is very high 
to  achieve a reasonable filter shape factor (100 in this 
case) and in order to  avoid having to  store 64 sets o f such 
coefficients, a single set was chosen and a sampling rate 
shifting method adopted to  change bandwidth. (Fig. 2)
O t l ty  l i n t  i m p l tm e n U t io n  in  RAM
* T o  l i n t a r  in te rp o la to r  a n d  u p - e o n v t r to r
Fig. 3 . Decimation and transversal (LPF) filters for the digital 
transposer.
In order to  reconstitute the signal (which is, a t present, 
in  quadrature form) and to  centre it on some new 
‘carrier’, an up-conversion process is required. In  its 
simplest form, it can just be the converse o f the down 
(baseband) convertor. However, it is d e a r  that the range 
o f  outgoing frequencies demands the same sampling 
rate, 5 MHz, as the incoming one. In  order to  carry out 
up-conversion, say by the use o f digital multipliers, it is 
evident that the samples entering the multiplier should 
both be at a 5 M H z rate. This will automatically be the 
case for the local oscillator signal i f  it is designed on the 
same lines as that for the down convertor. However, the 
output o f  the transversal filters will be at some lower 
rate, possibly down to 250 Hz. I f  the same signal sample 
is applied many times to  an up convertor to synthesize a 
zero-order hold (Fig. 4) because o f  lack o f sample values, 
a series o f spurious products is generated in the 
frequency domain. These products will be spaced at 
intervals o f  this (lesser) sampling frequency from the 
carrier frequency. Although they will not dominate the 
outgoing spectrum, they will be very significant and 
unacceptable. Thus in the transposer, a sampling rate 
convertor (linear interpolator) was interposed between 
the transversal filters and the up convertor. (Fig. 5) O f 
course, simply increasing the sampling rate to 5 M Hz 
does not solve the problem as this is no different from 
allowing the same transversal filter samples to  reside at 
the input to  the up-convertor multiplier for many 5 M Hz 
clock periods. The analogue signal implied by the 
transversal filter output must be ‘adjusted’ so that, in 
effect, it ‘justifies’ the new sampling rate with which it 
associated. This is achieved by interpolating between the 
low sample rate samples and creating genuine 5 M Hz
S j is  —  I n i
200 nsJL
* ♦ — *-
T ypical 
.  sa m p le  r a t t  tr a m  
t n n s v t r i a l  f i l t e r
S am p le  r a te  ( rc m  
■ u p - c o n v i r to r  
lo c a l  o s c i l l a to r
* = = 3
l a t o r / '
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'  I n te rp o la to r  o u tp u t
I n te rp o to r  
e n ve lope
Fig. 4. Linear interpolator and up-convertor sampling frequency 
relationships.
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Fig. S. Linear interpolator implementation.
samples from it. It was found that, although 
interpolation can be made complex without limit in this 
application, particularly in view o f the possible 
tremendous disparity between sample rates (250 Hz vs. 
5 MHz), a simple linear (first-order) interpolator could 
suppress unwanted signal components to a suitable level. 
A  possible improvement on such a scheme and one 
which would not be unduly costly could use a two-panel 
Simpson type o f  second-order formula.
The final up-converted signal, now implanted on its 
new carrier, is ready for conversion to  analogue form 
and low-pass filtering to  restrict the band to  1*25 MHz. 
(Digital-analogue conversion creates steps in the 
outgoing analogue waveform due to the zero-order hold 
nature o f its output which, theoretically, creates 
frequency components without limit.)
3 Signal Processing Algorithms 
The final analogue signal flow diagram is shown in Fig.
6. It will be seen that a number o f hardware processing 
algorithms are involved o f  which some demand very 
prodigious processing rates. Because o f this, and for 
maintenance reasons, each section shown in Fig. 4 has its 
own physically co-existing hardware counterpart. 
Taking each processing section in turn:
(i) The down convertor consists o f  a pair o f  
multipliers, fed with sine and cosine o f the output 
o f  a frequency synthesizer whose output can be 
programmed to lie in the range 100 to 1*25 M Hz 
and whose sampling rate is 5 MHz. Separate l.s.i. 
multipliers are used for the real and quadrature 
channels each capable o f forming a product in 
around 100 ns. (A 5 M Hz sampling rate gives
200 ns for each conversion.) The frequency 
synthesizers are based on an  accumulator which 
is incremented by a literal, itself d irec tly . 
proportional to  the frequency to be synthesized. 
The accumulator advances and overflows 
m odulo-2w, i.e. cycles. Its output can be 
considered as an angle for application to  an 
angle/sine convertor. The latter is provided in the 
form o f  a  bipolar p.r.o.m . The p.r.o.m . is only 
programmed for one quadrant: a combination o f 
complementary addressing and programmable 
. output inversion makes possible the creation o f 
sines o f  the other three quadrants and all the 
corresponding cosines.
(ii) The decimation filters accept samples at a fixed 
rate o f 5 MHz, and output a t between 250 Hz (for 
a 50 Hz bandwidth) to  200 kHz for a 50 kHz 
bandwidth. Two types o f  averager are used (Fig. 
7): the first provides averaging without a change o f 
sampling rate and is useful for band tailoring; the 
second provides sampling rate reduction as well. A 
total o f three o f  these was used to  obtain the 
required out-of-band rejection.
(iii) The transversal filters had to  be able to  work on 
incoming samples o f  up to  200 kHz. In the time 
available (5 ps), all 100 coefficients for each filter 
had to be processed. Fortunately, these filters, in 
order to achieve the group delay characteristic, 
have filter coefficients in a cosine symmetric set 
(Fig. 2) so that only 50 different values are 
involved. This reduces the problem to 50 
multiplication in each filter every 5 'p s . Use o f 
tandem l.s.i. multipliers in each filter operating in a 
2-phase form at makes possible this throughput.
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Fig. 6. Digital transposer signal flow diagram. tr»qu>nc;
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Fig. 7. Decimation filters (averagers) types 1 & 2. •
4 ' Hardware Design • . / . /
, The design o f some o f  the hardware has already been 
described. Amongst the more im portant items not 
mentioned in .detail are the follow ing.,.
4.1 The Decimation Filters
Type 1. The' filters which provide n o . sample rate 
frequency reduction- m ust produce ...output a t tip to  
5 MHz. The incoming samples are written to  contiguous 
locations in a bipolar r .a .m .;'a n d .a lsb  read from 
contiguous locations.- The relationship! between Write. 
and read locations simply reflects the length o f  block to 
be summed at any time. The addressing is m odulo the 
longest block length. I f  the filter-is assumed initially 
empty, an accumulator can be cleared to indicate this. 
During run time, each incoming vajue to the filter can 
also be added to the accumulator's' contents, and each 
outgoing one subtracted. By so doing, the total contents 
o f  the block need not be totalled a t each iteration. This 
Would take far too long in practice.
Type. 2. This filter only has to perform the .block 
•summation each .time die block is filled.: A simple 
accumulator can perform this function. The num ber o f 
samples in a block can be varied according to  the filter 
characteristic required. Generally speaking the lower the 
cut-off. frequency required, the longer the block length.
4.2 The Transversal Filters
There is one such filter per channel. The delay line for 
each is synthesized by a  bipolar r.a.m. which can accept 
samples and issue them a t about 10 MHz. In  one 
iteration o f the filter, which m ay be as little as 5 ps, it is 
necessary to store a new sample (from the decimation 
filter) and to read all previous entries to the ‘delay line’. 
In this instrument there are 100. The r.a.m. and its 
addressing mechanism is split so that separate sub­
sections work concurrently to achieve the desired 
throughput. As with the type 1 decimation filter, a 
sliding r.a.m. address mechanism is used except that all 
r.a.m. contents are read each iteration Tather than just 
.one. Because there are only 50 different transversal filter 
coefficients (one per pair o f  delayed signal samples), 
pairs o f  samples are read from the r.a.m . and summed 
before being weighted (multiplied) by the appropriate 
coefficient. This saves about 40% o f processing time 
because multiplication is relatively slow. Although m ost 
o f the transversal filter works to  12 bits precision, the 
accumulator which sums pairs o f  delayed, weighted 
samples works to 18 bits. TTiis prevents bias errors and
allows the use o f coefficients, not o f just 12-bit precision 
but 12 plus a 2-bit quaternary scale factor. (Many o f the 
coefficients required away from the centre o f the ‘delay 
line* are very small indeed and without a  ‘quasi-floating- 
point’ representation would be recorded as zeros).
4.3 The Linear Interpolator
This unit, takes pairs o f  contiguous samples from the 
transversal filter and uses them to  determine the slope o f 
the waveform between them. This is then used to form 
samples a t 5 M Hz which will fit between the two samples 
first mentioned. (Fig. 4).. The gain o f  the linear 
interpolator (and for that o f the decimation filters) 
depends on the bandwidth chosen. It is not a simple 
power o f  two. A  multiplier appears in the signal path in 
the system purely to  equalize gain between bandwidth 
settings. Its value is simply determined by the current 
bandwidth setting.
5 Microcomputer Functions
This transposer makes use o f  a combination o f hard­
wired logic techniques to perform the .signal processing 
. functions and a connected microcomputer to  perform 
management tasks. The latter, o f  course, put very little 
pressure t>n the microcomputer in terms o f speed and 
capacity.
The functions o f the micro are basically as follows:
(i) ’ Provide an operator Interface in order to simplify
setting up o f  the signal processor parameters
(ii) Provide alarms processing and any possible self­
check facilities
(iii) Provide an interface between the signal processor 
and other equipment, either via one o f the standard 
buses (such as IEEE 488) now in common use, or 
by some special, in-house, system.
The provisions (ii) and (iii) are fairly self-evident. 
However, there are several ways in which this instrument 
can operate—in particular how incoming and outgoing 
centre frequencies can be set up. In some applications, it 
would have been in order to  use ordinary thumbwheels 
or a decimal keypad to set up the 7 digit frequencies. The 
la tte ris  provided in this instrument. However, under a 
number o f  circumstances, it is preferable to be able to 
•increment or decrement frequency by possibly small 
amounts, rather than to make changes on a radical basis. 
To allow this m ode as well, the instrument has a . 
‘joystick’ control on the front panel. According to  its 
position (it is sprung to centre zero), a particular digit 
out o f the 7 will increment o r decrement according to 
whether the stick is pulled o r pushed. The significance o f 
the digit adjusted is greater for greater stick movements. 
The rate o f  change can be altered but is found to be best 
set between 1 and 2 changes per second. Overflow and 
underflow o f any digit automatically sends 
carries/borrows to the next significance. The 
microcomputer interrogates the- stick position by 
comparing the voltage, from it with an internally 
generated ramp and adjusts the set frequency 
accordingly. It has been found useful to incorporate a 
non-linear law into the stick interrogation so that, for 
instance, any slack in the spring zero mechanism can be 
taken up.
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An INTEL 8080 microprocessor is used in a largely 
conventional ji/r.o.m ./r.a.m ./I-O  configuration.. 
However there are several points o f note. The frequency 
gain and other operational parameters for the signal 
processor require a total o f  around 100 bits o f  
information. The majority o f this can be linearly mapped 
into r.o.m. and accessed according to param eter value. 
In addition, about a dozen gas discharge displays are 
driven by the microcomputer. I t  was found most 
economical to  group both parameters and display 
outputs into a single, long bit serial field. This saves a 
considerable number o f I/O  ports. By having display 
information a t the far end o f the serial chain, a  ready 
indication is available to  the operator-of the correct 
insertion o f any param eter.'
A serial shifting error is bound to  cause an easily 
recognized display anomally.
This system was developed and debugged using a 
microcomputer development system, assembly language 
programming and an in-circuit emulator. During 
development, it was found convenient and quicker to be 
able to separate the signal processor and microcomputer. 
They were constructed in a card frame and as a bolt-on 
adjunct to  the front panel respectively. Whilst 
separated, a waveform/constants generator was 
connected to  the signal processor to emulate a source o f 
parameters. A surrogate shift register was inserted in the 
middle portion of the microcomputer’s serial bit chain to 
make up the correct shift register length. This both 
allowed the display to operate normally and made the 
computer parameters available for ready inspection.
6 Performance
The instrument is undergoing early trials a t present and 
those sections which have been tested accord well with
software simulations and predictions. Out-of-band 
rejection figures for the decimation filters and linear 
interpolators are well within the specified targets.
This instrument is very flexible and has a performance 
which probably exceeds many specifications. However, 
with the experience gained in its design and realization, 
many, probably less expensive, variations could be 
produced. These might use less bandwidths o r have a 
narrower frequency range o r slacker spurious signal 
rejection characteristic.
7 Conclusions
A general-purpose frequency transposer/spectrum pre­
processor has been described which has a wide range o f  
applications. Most o f  these fall within the analogue and 
digital communications field but also in general data 
handling and logging.
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REDUCING THE L I F E  CYCLE CO ST OF F A S T  D I G I T A L  S I G N A L  PROCESSORS
P  H o w s e r
E l e c t r o n i c  a n d  E l e c t r i c a l  E n g i n e e r i n g  D e p a r t m e n t ,  U n i v e r s i t y  o f  S u r r e y .
T h e  d e s i g n  a n d  r e a l i s a t i o n  o f  h i g h  s p e e d  s i g n a l  p r o c e s s o r s  c a n  
p r e s e n t  p a r t i c u l a r  p r o b l e m s ,  e s p e c i a l l y  i f  ‘ s t a t e - o f - t h e - a r t 1 
c o m p o n e n t s  a r e  b e i n g  i n c l u d e d .  T h e  s y s t e m s  m a y  b e  o f  s u c h  c o m ­
p l e x i t y  a n d  s p e e d  t h a t  t h e y  a r e  d i f f i c u l t  t o  d e v e l o p  a n d  m a i n ­
t a i n .  I n  t h i s  p a p e r  a  t y p i c a l  p r o c e s s o r  i s  d e s c r i b e d  a n d  a n  a p ­
p r o p r i a t e  d e v e l o p m e n t  a n d  t e s t i n g  s t r a t e g y  i s  o u t l i n e d .  A 
d e s i g n  p h i l o s o p h y ,  i n c o r p o r a t i n g  a  s e t  o f  b a s i c  g u i d e l i n e s  i s  
p r o p o s e d  t o  e a s e  t h e  p r o c e s s  o f  f a u l t  d i a g n o s i s  t h r o u g h o u t  t h e  
l i f e - t i m e  o f  t h e  s y s t e m .  T h u s ,  c o n s i d e r a b l e  l i f e  c y c l e  c o s t  
r e d u c t i o n s  a r e  m a d e  f e a s i b l e .
IN T RO D U CTIO N
T h e  a c c e l e r a t i n g  t r e n d  t o w a r d s  e v e r  i n c r e a s i n g  c o m p u t e r  p r o c e s s i n g  p o w e r  h a s  e n ­
c o u r a g e d  t h e  d e v e l o p m e n t  o f  f a s t e r ,  s m a l l e r  a n d  m o r e  r e l i a b l e  d i g i t a l  h a r d w a r e  
d e v i c e s .  A t  t h e  s a m e  t i m e ,  a n a l o g u e / d i g i t a l  i n t e r f a c i n g  c a p a b i l i t i e s  h a v e  b e e n  
a d v a n c i n g  r a p i d l y  a n d  s o m e  c u r r e n t l y  a v a i l a b l e  q u a n t i z a t i o n  d e v i c e s  a r e  s u i t a b l e  
f o r  d a t a  c o n v e r s i o n  s p e e d s  o f  o n e  h u n d r e d  o r .  m o r e  m e g a  b y t e s  p e r  s e c o n d  ( 2 ) .
T h e s e  ‘ s t a t e - o f - t h e - a r t 1 c o m p o n e n t s  a r e  b e i n g  u s e d  f o r  t h e  i m p l e m e n t a t i o n  o f  
s o p h i s t i c a t e d ,  s p e c i a l  p u r p o s e ,  d i g i t a l  s i g n a l  p r o c e s s o r  b a s e d  i n s t r u m e n t a t i o n  
s y s t e m s  f o r  r e a l  t i m e  o p e r a t i o n  i n  s u c h  f i e l d s  a s  c o m m u n i c a t i o n s  r e s e a r c h  ( 3 ) .
W h e n  t h e s e  i n s t r u m e n t a t i o n  s y s t e m s  a r e  b e i n g  d e s i g n e d ,  i t  i s  o f t e n  c o n s i d e r e d  t o  
b e  u n n e c e s s a r y  o r  u n e c o n o m i c a l . t o  p l a n  i n  d e t a i l  o r  t o  d o c u m e n t  t h e  p r o p o s e d  d e ­
v e l o p m e n t  p r o c e d u r e s .  I f  a  n e w  s y s t e m - i s  u s i n g  ‘ s t a t e - o f - t h e - a r t *  d e v i c e s ,  t o  
a t t a i n  v e r y  h i g h  o p e r a t i n g  s p e e d s ,  i t  i s  a l s o  p o s s i b l e  t h a t ,  s u i t a b l y  f a s t ,  t e s t  
e q u i p m e n t  i s  n o t  C o m m e r c i a l l y  a v a i l a b l e .  T h e s e  t w o  s i t u a t i o n s  c a n  g i v e  r i s e  t o  
s e v e r e  p r o b l e m s  w h e n  a  p r o t o t y p e  s y s t e m  r e a c h e s  t h e  d e v e l o p m e n t  s t a g e  a n d  m a y  r e ­
s u l t  i n  c o s t s  a n d  d e l a y s  w h i c h  a r e  o f t e n  d i f f i c u l t  t o  p r e d i c t .  T h e  p r o b l e m s  m a y  
b e  e x a c e r b a t e d  i f  d e s i g n  t e c h n i q u e s  o r  c o m p o n e n t  t y p e s  a r e  b e i n g  u s e d  f o r  t h e  
f i r s t  t i m e .
I n  o r d e r  t o  c o n s i d e r  p o s s i b l e  m e t h o d s  b y  w h i c h  t h e s e  p o t e n t i a l  t r o u b l e s  c a n  b e  
a v o i d e d ,  i t  i s  f i r s t  o f  a l l  w o r t h  e x a m i n i n g  t h e  g e n e r a l  a r c h i t e c t u r e  o f  a  f a i r l y  
l a r g e ,  h y p o t h e t i c a l  d i g i t a l  s i g n a l  p r o c e s s o r .
H IG H  S P E E D  D I G I T A L  S I G N A L  P R O C E S S IN G  SYSTEMS
F a s t  d i g i t a l  p r o c e s s o r s  f o r  r e a l  t i m e  o p e r a t i o n ,  t y p i c a l l y  c o m p r i s e  o n e  o r  m o r e  
c h a n n e l s  o f  s e r i e s  c o n n e c t e d  p r o c e s s i n g  b l o c k s  a s  s h o w n  i n  F i g u r e  1 .  M u l t i c h a n n e l  
c o n f i g u r a t i o n s  a r e  f r e q u e n t l y  a d o p t e d  t o  e n h a n c e  s p e e d  o r  w h e n  q u a d r a t u r e  p r o c e s s ­
i n g  i s  r e q u i r e d .  T h e  b l o c k s ,  f ^  t o  s i t u a t e d  b e t w e e n  t h e  a n a l o g u e  t o  d i g i t a l
i n t e r f a c e  A^  ^ a n d  t h e  d i g i t a l  t o  a n a l o g u e  i n t e r f a c e  AQ ,  m a y  i n c l u d e  d i g i t a l  h a r d w a r e  i m p ­
l e m e n t a t i o n s  o f  a l g o r i t h m s  f o r  f i l t e r i n g ,  f r e q u e n c y  t r a n s l a t i o n ,  f o u r i e r  t r a n s f o r m ­
a t i o n ,  d e c i m a t i o n ,  e t c .  ( 1 )  ,  ( 5 )  ,  ( 6 ) .  C h a n n e l s  1  t o  m m a y  o r  m a y  n o t  i n v o l v e  s i m i l a r  
s e t s  o f  f u n c t i o n s .  T h e s e  b l o c k s  m a y  b e  i n t e r c o n n e c t e d  f o r  o p e r a t i o n  w i t h  a  r e s o ­
l u t i o n  o f  t y p i c a l l y  1 2  b i t s .  S o m e  i m p l e m e n t a t i o n s  m a y  c o n t a i n  a  t h o u s a n d  o r  m o r e  
i n t e g r a t e d  c i r c u i t s  c o m p r i s i n g  a  m i x t u r e  o f  V L S I ,  L S I ,  M S I  a n d  S S I  d e n s i t y  d e v i c e s .  
T h e  s p e e d  a n d  p o w e r  c o n s t r a i n t s  p l a c e d  o n  t h e  s y s t e m  m a y  n e c e s s i t a t e  t h e  c o m b i n e d  
u s e  o f  t e c h n o l o g i e s  s u c h  a s  E C L ,  s h o t t k y  T T L ,  l o w  p o w e r  s h o t t k y  T T L  a n d  CMOS. S o m e  
a l g o r i t h m s  m a y  i n v o l v e  p r o c e s s e s  s u c h  a s  c o r r e l a t i o n  o r  c o n v o l u t i o n .  F o r  i n s t a n c e ,
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t h e  o u t p u t  y ( k T )  o f  a  n o n - r e c u r s i v e ,  N - t a p ,  d i g i t a l  f i l t e r  i s  g i v e n  b y  t h e  c o n v o l ­
u t i o n  o f  t h e  i n p u t  s e q u e n c e  a n d  t h e  i m p u l s e  r e s p o n s e  a s  f o l l o w s :
I n  t h i s  e x a m p l e ,  f o r  a  c o s i n e  s y m e t r i c  s e t  o f  c o e f f i c i e n t s  a  m i n i m u m  o f  N / 2  m u l t i ­
p l i c a t i o n s  w i l l  b e  r e q u i r e d  t o  b e  c a r r i e d  o u t  f o r  e a c h  i n p u t  s a m p l e .  I f  t h e s e  a r e  
p e r f o r m e d  s e r i a l l y  - t h e n  i t  f o l l o w s  t h a t  t h e  p r o c e s s i n g  r a t e  a t  t h e  m u l t i p l i e r  w i l l  
b e  N / 2  t i m e s  t h e  i n p u t  s a m p l e  r a t e  a n d  m a y  s o m e t i m e s  e x c e e d  t h e  s p e e d  l i m i a t i o n s  
o f  t h e  l a t e s t  g e n e r a t i o n  o f  h i g h  s p e e d  m u l t i p l i e r  c h i p s .  F o r  o p t i m u m  s p e e d  o f  o p ­
e r a t i o n  i n  t h e s e  c i r c u m s t a n c e s ,  p a r a l l e l  p r o c e s s i n g  a n d  p i p e l i n i n g  s t r a t e g i e s  m a y  
b e  r e q u i r e d  w i t h i n  t h e  m a j o r  f u n c t i o n s .
T h e  p r o c e s s i n g  r a t e  o f  s u c h  a  s y s t e m  i s  n o r m a l l y  c o n t r o l l e d  b y  a  m a s t e r  c l o c k  b u t  
i s  o f t e n  u l t i m a t e l y  c o n s t r a i n e d  b y  t h e  s a m p l i n g  r a t e  l i m i t a t i o n s  o f  t h e  p a r t i c u l a r  
a n a l o g u e  t o  d i g i t a l  c o n v e r s i o n  d e v i c e  b e i n g  u s e d .  T h e  s p e e d  r e q u i r e m e n t  f o r  r e a l  
t i m e  o p e r a t i o n  i s  u s u a l l y  w e l l  b e y o n d  t h e  c a p a b i l i t i e s  o f  b u s  o r i e n t a t e d  a r c h i t e c ­
t u r e s  i n v o l v i n g  m i c r o - p r o c e s s o r s .  I f  m i c r o - p r o c e s s o r s  a r e  u s e d ,  t h e y  w i l l  b e  c o n ­
f i n e d  t o  a c t i v i t i e s  s u c h  a s  t h e  e a s i n g  o f  t h e  e r g o n i m i c s  a t  t h e  m a n / m a c h i n e  i n t e r ­
f a c e  ( 7 ) .
T h e  c o m p l e t e  s y s t e m  m a y  w e l l  b e  p a c k a g e d  i n  a  f a i r l y  c o n v e n t i o n a l  m a n n e r  w i t h  p l u g ­
i n  c i r c u i t  m o d u l e s  m o u n t e d  i n  a  c a r d  f r a m e  a n d  c o n n e c t i o n s  b e t w e e n  t h e  m o d u l e s  
m a d e  v i a  e d g e  c o n n e c t o r s  o n  a  b a c k  w i r i n g  p l a n e .
DEVELOPMENT STRATEGY
T h e r e  a r e  n u m e r o u s  w a y s  i n  w h i c h  t h e  o p e r a t i o n  o f  a  c o m p l e x ,  h i g h  s p e e d ' ,  d i g i t a l  
s i g n a l  p r o c e s s i n g  s y s t e m  m a y  b e  e v a l u a t e d  d u r i n g  p r o t o t y p e  d e v e l o p m e n t .  H o w e v e r ,  
i n i t i a l l y  t h e  p a r a m e t e r s  r e q u i r i n g  v e r i f i c a t i o n  m u s t  b e  a s c e r t a i n e d  a n d  t h e n  
m e t h o d s  f o r  i m p l e m e n t i n g  t h e  c h e c k s  m u s t  b e  d e v i s e d .
O n e  a p p r o a c h ,  w h i c h  h a s  b e e n  f o u n d  t o  b e  g e n e r a l l y  s u c c e s s f u l  f o r  t h e  d e v e l o p m e n t  
o f  d i g i t a l  s y s t e m s ,  i s  t o  p r o c e e d  i n  m u c h  t h e  s a m e  m a n n e r  a s  t h a t  a d o p t e d  f o r  th e *  
d e v e l o p m e n t  o f  a n a l o g u e  p r o c e s s o r s  ( 8 ) .  I n  t h e  d i g i t a l  c a s e ,  h o w e v e r ,  e a c h  s i g ­
n a l  i s  a  b i n a r y  w e i g h t e d  p a r a l l e l  r e p r e s e n t a t i o n  o f  a n  a n a l o g u e  s i g n a l  a n d  i t  i s  
f i r s t  r e q u i s i t e  t o  c o n v e r t  t h e  d i g i t a l  s i g n a l  t o  a n a l o g u e  f o r m  s o  a s  t o  b e  e a s i l y  
i n t e r p r e t e d .  T h i s  c o n v e r s i o n  c a n  o b v i o u s l y  b e  a c h i e v e d  b y  m e a n s  o f  a  f a s t  d i g i t a l  
t o  a n a l o g u e  c o n v e r t e r  (DAC) a n d  h e n c e  a n  o s c i l l o s c o p e  c a n  b e  u s e d  f o r  v i e w i n g  t h e  
s i g n a l s  i n  t h e  t i m e  d o m a i n .
B o t h  s t e a d y  s t a t e  a n d  d y n a m i c  d i g i t a l  t e s t  i n p u t  s i g n a l s  c a n  t h e n  b e  o b t a i n e d  f r o m  
a n  a n a l o g u e  t o  d i g i t a l  c o n v e r t e r  (ADC) d r i v e n  b y  a  c o n v e n t i o n a l  a n a l o g u e  s i g n a l  
g e n e r a t o r .
B e f o r e  e m b a r k i n g  o n  a n  a s s e s s m e n t  p r o c e d u r e  f o r  t h e  d i g i t a l  p a r t s  o f  t h e  p r o c e s s o r  
i n  g r e a t e r  d e t a i l ,  i t  m u s t  b e  a s s u m e d  t h a t  s o m e  b a s i c  c h e c k s  a n d  a d j u s t m e n t s  h a v e  
b e e n  c o m p l e t e d .  T h e s e  c h e c k s  i n c l u d e  t h e  n o r m a l i n s p e c t i o n  o f  t h e  e q u i p m e n t , t e s t i n g  
f o r  c o n t i n u i t y  o f  c o n n e c t i o n s ,  a n d  s c r e e n i n g  f o r  s h o r t s .  P o w e r  s u p p l i e s  a n d  t h e  
a n a l o g u e  i n t e r f a c e s  s h o u l d  b e  c a l i b r a t e d  u s i n g  s t a n d a r d  t e c h n i q u e s .
T h e  f o l l o w i n g  i l l u s t r a t e s  a  p o s s i b l e  d e v e l o p m e n t  s t r a t e g y  f o r  p r o v i n g  t h e  o p e r a t i o n  
o f  a  d i g i t a l  s y s t e m  o f  t h e  t y p e  d e s c r i b e d .
FU N C TIO N A L DEVELOPMENT
T h e  o p e r a t i o n  o f  e a c h  f u n c t i o n a l  b l o c k  s h o u l d  i n i t i a l l y  b e  e v a l u a t e d  o u t s i d e  o f  t h e  
c a r d  f r a m e  s o  t h a t  c o m p o n e n t  c o n n e c t i o n s  m a y  b e  a c c e s s e d  e a s i l y .  I f  o n  a  d e v e l o p ­
m e n t  p r o t o t y p e ,  i n t e g r a t e d  c i r c u i t s  ( I C s )  a r e  m o u n t e d  i n  I C  s o c k e t s ,  t h e n  t h e  m o d ­
u l e s  c a n  b e  p o w e r e d  u p  d e v o i d  o f  I C s  s o  t h a t  p o w e r  r a i l s  c a n  b e  c h e c k e d  u n l o a d e d .  
T h e  I C s  c a n  t h e n  b e  i n s e r t e d  i n  a  l o g i c a l  s e q u e n c e  a n d  t e s t e d  f o r  c o r r e c t  o p e r a t ­
i o n .  I t  i s  u s u a l l y  p r e f e r a b l e  t o  e n s u r e  t h a t  a l l  c o n t r o l  . l o g i c  i s  f u n c t i o n i n g  b e ­
f o r e  d a t a  s e c t i o n s  a r e  c h e c k e d .  T h e  f l o w  o f  d a t a  s h o u l d  b e  t r a c e d  f r o m  t h e  i n p u t  
t o w a r d s  t h e  o u t p u t .  A s  p r e v i o u s l y  m e n t i o n e d ,  t h i s  d a t a  c h e c k i n g  c a n  b e  c o n v e n i e n t ­
l y  p e r f o r m e d  u s i n g  a  DAC a n d  a n  o s c i l l o s c o p e .
N - l
R e f  1
n = 0
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F i r s t  c h e c k s  m a y  i n v o l v e  s t e a d y  s t a t e  i n p u t s  o f  z e r o ,  p o s i t i v e  f u l l  s c a l e  a n d  n e g a ­
t i v e  f u l l  s c a l e .  W h e n  t h e  d . c .  c h e c k s  h a v e  b e e n  c o m p l e t e d  e a c h  m o d u l e  s h o u l d  b e  
s u b j e c t e d  t o  s i m p l e  d y n a m i c  i n p u t  t e s t s  w i t h  i n p u t s  i n  t h e  f o r m  o f  l e v e l  c h a n g e s  o r  
s t e p s .  T h e s e  s i g n a l s  c a n  b e  d e r i v e d  f r o m  t h e  ADC a n d  s i g n a l  g e n e r a t o r  a r r a n g e m e n t .
I f  t h e  s y s t e m s  d o  n o t  o p e r a t e  c o f r e c t l y  t h e n  m o r e  d e t a i l e d  c h e c k s  m u s t  b e  m a d e .  
T h e s e  c o u l d  i n v o l v e  r e d u c i n g  t h e  c l o c k i n g  s p e e d  o f  t h e  s y s t e m  t o  b r i n g  i t  w i t h i n  
t h e  s p e e d  c a p a b i l i t i e s  o f  s t a n d a r d  d i g i t a l  t e s t  e q u i p m e n t  s u c h  a s  l o g i c  o r  s i g n a ­
t u r e  a n a l y s e r s .  I f  n e c e s s a r y  t h e  c l o c k  r a t e  c o u l d  b e  f u r t h e r  r e d u c e d ,  o r  e v e n  
s i n g l e  s t e p p e d  t o  a l l o w  l o g i c  l e v e l  i n d i c a t o r s  t o  b e  u s e d .
W h e n  t h e  m o d u l e s  h a v e  b e e n  d e b u g g e d , '  u s i n g  t h e s e  p r o c e d u r e s ,  t h e y  s h o u l d  a g a i n  b e  
c h e c k e d  a t  f u l l  c l o c k i n g  r a t e s .  A l s o  t h e  e f f e c t  o f  i n p u t s  o f  a  m o r e  c o m p l e x  n a t u r e  
s u c h  a s  s i n u s o i d s ,  s q u a r e w a v e s ,  e t c .  m a y  b e  a s c e r t a i n e d .
A f u r t h e r ,  s o m e t i m e s  v e r y  i n f o r m a t i v e  c h e c k  i s  t o  r a i s e  t h e  c l o c k i n g  f r e q u e n c y  
a b o v e  i t s  n o m i n a l  v a l u e  u n t i l  t h e  c i r c u i t r y ^ c e a s e s  t o  o p e r a t e  c o r r e c t l y .  T h i s  p r o ­
v i d e s  a n  i n d i c a t i o n  o f  t h e  m a g n i t u d e  o f  t i m i n g  m a r g i n s .
COMPLETE SYSTEM DEVELOPMENT
W h en  a l l  t h e  f u n c t i o n a l  o p e r a t i o n s  h a v e  b e e n  c h e c k e d  o u t s i d e  t h e  c a r d  f r a m e ,  e a c h  
m o d u l e  s h o u l d  b e  o p e r a t e d  W i t h i n  t h e  f r a m e .  T h e  s y s t e m  s h o u l d  b e  g r a d u a l l y  b u i l t  
u p  t o  a  f u l l y  o p e r a t i o n a l  s t a t e  b y  p r o g r e s s i v e l y  I n s e r t i n g  m o d u l e s  a n d  c h e c k i n g  f o r  
c o r r e c t  o p e r a t i o n .  I t  i s  n o r m a l l y  c o n v e n i e n t  t o  s t a r t  a t  t h e  s y s t e m  i n p u t  a n d  w o r k  
t o w a r d s  t h e  o u t p u t .
W h e n  t h e  c o m p l e t e  s y s t e m  i s  o p e r a t i n g ,  m o r e  s o p h i s t i c a t e d  m e a s u r e m e n t s  m a y  b e  m a d e  
u s i n g  a n a l y s e r s  f o r  t h e  f r e q u e n c y  a n d  q u e f r e n c y  d o m a i n s  ( 9 ) .
IM P L I C A T I O N S .  O F METHODS
T h e  s y s t e m a t i c  a p p r o a c h  t o  d e v e l o p m e n t  s o  f a r  d e s c r i b e d ,  c a n  b e  r e l a t i v e l y  s i m p l e  
t o  i m p l e m e n t .  I t  c a n  a l s o  f o r m  t h e  b a s i s  f o r  p r o d u c t i o n  t e s t i n g  a n d  f i e l d  s e r v i c -  . 
i n g  p r o c e d u r e s .  H o w e v e r ,  i t  w i l l  b e  e v i d e n t  t h a t  t h e  d e v e l o p m e n t  o f  l a r g e  d i g i t a l  
s y s t e m s  i s  s e l d o m  a c h i e v e d  w i t h  s u c h  a p p a r e n t  e a s e .  T h e  u t i l i z a t i o n  o f  t h e  s u g g e s t ­
e d  p r o c e d u r e s  d e p e n d s  o n  c e r t a i n  f u n d a m e n t a l  d e c i s i o n s  h a v i n g  b e e n  m a d e  a t  o r  b e f o r e  
t h e  d e s i g n  p h a s e  o f  t h e  p r o j e c t .  O n e ' e s s e n t i a l  p o i n t  i s  t h a t  a  d e f i n i t e  d e v e l o p ­
m e n t  s t r a t e g y  m u s t  h a v e  b e e n  a d o p t e d .  T h i s  w i l l  h a v e  e n t a i l e d  t h e  p l a n n i n g  o f  d e v ­
e l o p m e n t  p r o c e d u r e s  a n d  t h e  d e s i g n i n g  o f  n e c e s s a r y  f e a t u r e s  i n t o  t h e  s y s t e m  t o  f a c ­
i l i t a t e  t h e  u s e  o f  t h e  p r o c e d u r e s .
DEVELOPMENT DOCUMENTATION
S y s t e m  d e v e l o p m e n t  p r o c e d u r a l  d o c u m e n t a t i o n  i s  n e c e s s a r y  i f  t h e  d e v e l o p m e n t  o f  a n y  
c o m p l i c a t e d  s y s t e m  i s  t o  p r o c e e d  i n  a n  o r d e r l y  a n d  e f f i c i e n t  m a n n e r .  T h e  p r o c e d u r e s  
m u s t  b e  d e t e r m i n e d  a n d  w r i t t e n  i n  a n  e a s y  t o  f o l l o w  f o r m a t .  T h e y  s h o u l d  b e  c o m p r e ­
h e n s i v e  e n o u g h  t o  d e t e c t  a n y  l i k e l y  f a u l t s  a n d  s h o u l d  b e  g e n e r a t e d  b y  t h e  s y s t e m s  
d e s i g n  t e a m ,  a s  t h e y  a r e  p r o b a b l y  t h e  o n l y  p e r s o n n e l ,  a t  t h e  e a r l y  s t a g e s  o f  t h e  
p r o j e c t ,  w h o  a r e  l i k e l y  t o  h a v e  s u f f i c i e n t  d e t a i l e d  k n o w l e d g e  o f  t h e  s y s t e m  o p e r a t ­
i o n .  I t  i s  f r e q u e n t l y  h e l p f u l  i f  f l o w  c h a r t s  a r e  p r o d u c e d  c l e a r l y  d e f i n i n g  d e ­
c i s i o n  p o i n t s  ( 1 0 ) .  A d d i t i o n a l  s e p a r a t e  n o t e s  c a n  b e  i n c l u d e d  t o  p r e v e n t  f l o w  
c h a r t s  b e c o m i n g  o v e r  c l u t t e r e d  w i t h  d e t a i l .
S k e t c h e s  o f  e x p e c t e d  o u t p u t  w a v e f o r m s ,  w i t h  t i m i n g  t o l e r a n c e s  a d d e d ,  s h o u l d  b e  i n ­
c o r p o r a t e d  a s  p a r t  o f  t h e  d e v e l o p m e n t  s c h e d u l e .  T h e  p r o c e d u r e s  s h o u l d  b e  a i m e d  a t  
u s i n g  t h e  l e a s t  c o m p l i c a t e d  d i a g n o s t i c s  e q u i p m e n t  p o s s i b l e .
D E S IG N  G U ID E L IN E S
T h e  f o l l o w i n g  g u i d e l i n e s  i l l u s t r a t e  a  f e w  d e s i g n  p r i n c i p l e s  a n d  . s o m e  o f  t h e  f e a t ­
u r e s  w h i c h  c a n  b e  d e s i g n e d  i n t o  a  s y s t e m  t o  a i d  t h e  p r o c e s s  o f  s y s t e m  d e v e l o p m e n t :
a )  T h e  s y s t e m  s h o u l d  i d e a l l y  b e  p a r t i t i o n e d  i n t o  m o d u l e s  o n  a  f u n c t i o n a l  b a s i s .
T h u s  t h e  v a l i d i t y  o f  o u t p u t  s i g n a l s  f r o m  t h e  m o d u l e s ,  f o r  v a r i o u s  i n p u t  c o n ­
d i t i o n s ,  c a n  b e  r e a d i l y  a s c e r t a i n e d  a n d  t h e  c a u s e s  o f  e r r o r s  r e l a t i v e l y  e a s i l y  
d i a g n o s e d .
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b )  I t  f o l l o w s  f r o m  ( a )  t h a t  m o d u l e  s i z e  s h o u l d  b e  s u f f i c i e n t  t o  a c c o m m o d a t e  o n e  
o r  m o r e  c o m p l e t e  m a t h e m a t i c a l  f u n c t i o n s ,  e . g .  a  d i g i t a l  f i l t e r .
c )  I n t e r c o n n e c t i o n  p o i n t s  b e t w e e n  m o d u l e s  s h o u l d  b e  s e l e c t e d  s o  t h a t  t h e  s i g n a l s  
a t  t h e  i n t e r f a c e  a r e  a t  a s  l o w  a  f r e q u e n c y  a s  p o s s i b l e .  I t  m a y  b e  t h a t  t h e  
p r o c e s s i n g  r a t e  o f  s i g n a l s ,  p a r t  w a y  t h r o u g h  a  f u n c t i o n  i s  c o n s i d e r a b l y  h i g h e r  
t h a n  i t  i s  a t  t h e  i n p u t  o r  o u t p u t .  T h i s  s i t u a t i o n  a s  m e n t i o n e d  p r e v i o u s l y ,  
o c c u r s  i n  d i g i t a l  f i l t e r s  a n d  c o r r e l a t o r s  w h e r e  e a c h  i n p u t  s a m p l e  m a y  r e q u i r e  
t o  b e  m u l t i p l i e d  b y  s e v e r a l  h u n d r e d  w e i g h t i n g  c o e f f i c i e n t s .
d )  E a c h  m o d u l e  s h o u l d  b e  d e s i g n e d  t o  o p e r a t e  b y  i t s e l f  w i t h o u t  d e p e n d e n c e  o n  
o t h e r  m o d u l e s .  T h i s  i m p l i e s  t h a t  e a c h  m o d u l e  s h o u l d  c o n t a i n  i t s  e s s e n t i a l  
c o n t r o l  l o g i c .  H o w e v e r ,  i t  i s  n o r m a l  t o  m a k e  p r o v i s i o n  f o r  t h e  s y n c h r o n i s a t ­
i o n  o f  t h e  c o n t r o l  l o g i c  t o  a n  e x t e r n a l  s o u r c e  w h e n  r e q u i r e d .
e )  I t  s h o u l d  b e  e n s u r e d  t h a t  t h e  t o l e r a n c e s  o n  c o n t r o l  o r  s y n c h r o n i s a t i o n  s i g n a l s ,  
w h i c h  p a s s  f r o m  o n e  m o d u l e  t o  a n o t h e r ,  a r e  s u c h  t h a t  c o r r e c t  o p e r a t i o n  w i l l  
r e s u l t  w h e n  a  m o d u l e  i s  c o n n e c t e d  t o  t h e  b a c k  w i r i n g  p l a n e  b y  m e a n s  o f  a n  e x ­
t e n d e r  c a r d .  D a t a  s i g n a l s  s h o u l d  b e  s u i t a b l y  b u f f e r e d  t o  g u a r a n t e e  v a l i d i t y  
i f  s i m i l a r l y  r o u t e d  t o  t h e  b a c k  p l a n e .
f )  W h en  o n l y  o n e  d e v e l o p m e n t  p r o t o t y p e  s y s t e m  i s  b e i n g  p r o d u c e d ,  i t  c a n  b e  a  d i s ­
t i n c t  a d v a n t a g e  i f  i t  c o n t a i n s  m o r e  t h a n  o n e  m o d u l e  o f  e a c h  t y p e  s o  t h a t  r e f ­
e r e n c e  t e s t i n g  m e t h o d s  c a n  b e  u s e d  o r  s o  t h a t  t r o u b l e  s h o o t i n g  c a n  b e  e a s e d  b y  
t h e  i n t e r c h a n g e  o f  m o d u l e s .  C a r e f u l  p a r t i t i o n i n g  c a n  o f t e n  m a k e  t h i s  p o s s i b l e .
g )  A l l  I n t e g r a t e d  c i r c u i t s  s h o u l d  b e  m o u n t e d  i n  g o o d  q u a l i t y  I C  s o c k e t s  o n  d e v e l ­
o p m e n t  p r o t o t y p e s .  T h i s  a l l o w s  i n t e g r a t e d  c i r c u i t s  t o  b e  r e m o v e d  s o  t h a t  s e c t ­
i o n s  o f  t h e  c i r c u i t r y  c a n  b e  i s o l a t e d  f o r  f a u l t  d i a g n o s i s  a n d  c i r c u i t  d e v e l o p ­
m e n t .
h )  S y s t e m  d e v e l o p m e n t ,  p r o d u c t i o n  t e s t i n g  a n d  f i e l d  s e r v i c i n g  c a n  u s u a l l y  b e  s i m ­
p l i f i e d  i f  t h e  n u m b e r  o f  d i f f e r e n t  t y p e s  o f  i n t e g r a t e d  c i r c u i t  i s  m i n i m i s e d .
i )  T h e  m e c h n i c a l  a r r a n g e m e n t  o f  m o d u l e s  a n d  p o w e r  s u p p l i e s ,  e t c . ,  s h o u l d  b e  s u c h
t h a t  a d e q u a t e  a c c e s s  i s  p e r m i t t e d  t o  a l l  p a r t s  o f  t h e  s y s t e m  w i t h o u t  t h e  n e e d
f o r  m a j o r  d i s m a n t l i n g .
j )  C o m p o n e n t s  o n  m o d u l e s  s h o u l d  b e  l o c a t e d  s o  t h a t  s u f f i c i e n t  s p a c e  i s  a l l o w e d
f o r  s y s t e m  d e v e l o p m e n t  a n d  f o r  t h e  a t t a c h m e n t  o f  t e s t  c l i p s  a n d  p r o b e s .
k )  A d j u s t a b l e  d e v i c e s  s u c h  a s  t r i m m i n g  p o t e n t i o m e t e r s  s h o u l d  o n l y  b e  u s e d  w h e n
a b s o l u t e l y  n e c e s s a r y .  I f  t h e y  a r e  u t i l i s e d  t h e y  s o u l d  b e  a c c e s s i b l e  w h e n  m o d ­
u l e s  a r e  m o u n t e d  i n  t h e  c a r d  f r a m e .
1 )  O u t p u t  a n d  i n p u t  c o n n e c t i o n s  f o r  e a c h  b l o c k  o f  f u n c t i o n a l  c i r c u i t r y  s h o u l d  b e
a c c e s s i b l e  f o r  m o n i t o r i n g a n d  s i g n a l  i n j e c t i o n  p u r p o s e s .
m) A c c e s s  s h o u l d  b e  p r o v i d e d  t o  a l l  c o n t r o l  l i n e s  f o r  m o n i t o r i n g  a n d  s y n c h r o n i s ­
a t i o n .
n )  P r o v i s i o n  s h o u l d  b e  m a d e  t o  p e r m i t  t h e  a p p l i c a t i o n  o f  e x t e r n a l l y  g e n e r a t e d
c l o c k i n g  s t i m u l i .  T h i s  i s  n e c e s s a r y  i f  r e d u c e d  s p e e d  o p e r a t i o n  i s  t o  b e  u s e d  
f o r  f a u l t  d i a g n o s i s  o r  t o  a l l o w  s i m p l i f i e d  c h e c k i n g  o f  t h e  v e r y  h i g h  s p e e d  
s e c t i o n s  m e n t i o n e d  i n  ( c ) .
o )  A l l  c o n t r o l  l o g i c  s h o u l d  b e  b a s e d  o n  p o s i t i v e  s e q u e n c e  t e c h n i q u e s .  T h i s  m e a n s
t h a t  s i n g l e  s t e p p i n g  o f  t h e  s y s t e m  c l o c k  c a n  b e  c a r r i e d  o u t  w i t h o u t  r i s k  o f
t h e  l o s s  o f  c o n t r o l  s e q u e n c e .
p )  F r e e  r u n n i n g  o r  a s y n c h r o n o u s  c l o c k s  s h o u l d  n o t  b e  i n c l u d e d  o n  m o d u l e s  u n l e s s  ' 
t h e r e  i s  a  m e a n s  o f  s y n c h r o n i s a t i o n  f o r  u s e  d u r i n g  t h e  d e v e l o p m e n t  p e r i o d .
q )  T h e  o p e r a t i o n  o f  t h e  e n t i r e  s y s t e m  s h o u l d  b e  s u b j e c t  t o  a n  e x t e r n a l  r e s e t  s i g ­
n a l .  T h i s  s i g n a l ,  w h e n  a p p l i e d ,  s h o u l d  e n s u r e  t h a t  a l l  d a t a  a c c u m u l a t o r s  a n d  
a l l  c o n t r o l  c i r c u i t s  a r e  c l e a r e d  o r  r e s t o r e d  t o  a  p r e c i s e l y  d e f i n e d  i n i t i a l ­
i s a t i o n  s t a t e .
A l t h o u g h  s o m e  o f  t h e  a b o v e  s u g g e s t i o n s  m a y  a p p e a r  t o  b e  r a t h e r  o b v i o u s ,  i t  i s
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s u r p r i z i n g  how  o f t e n  o a s e s  h a v e  b e e n  o b s e r v e d ,  w h e r e  t h e  c o s t  o f  d e v e l o p i n g  a n d  
m a i n t a i n i n g  a  d i g i t a l  s i g n a l  p r o c e s s i n g  s y s t e m  c o u l d  h a v e  b e e n  s u b s t a n t i a l l y  r e d u c ­
e d  i f  t h e  g u i d e l i n e s  h a d  b e e n  u t i l i s e d .
APPLICATION ADVANTAGES
O ne e f f e c t  o f  a p p l y i n g  g u i d e l i n e s  ( a ) ,  ( b ) , ( c )  a n d  ( d )  i s  t h e  m i n i m i s a t i o n  o f  t h e  
n u m b e r  o f  b a c k p l a n e  c o n n e c t i o n s  b e t w e e n  m o d u l e s .  T h i s  s i m p l i f i e s  t h e  m a n u f a c t u r i n g  
a s  w e l l  a s  t h e  d e v e l o p m e n t  p r o c e s s .  G u i d e l i n e s  ( a ) ,  ( k ) ,  ( 1 ) ,  ( m ) ,  ( n )  a n d  ( q )  a r e  
i m p o r t a n t  i f  r e f e r e n c e  s y s t e m  c h e c k i n g  i s  t o  b e  u s e d .  When s y s t e m s  i n c o r p o r a t i n g  
a d a p t i v e  p r o c e s s e s  a r e  b e i n g  d e v e l o p e d ,  g u i d e l i n e s  ( n ) ,  ( o ) ,  . ( p )  a n d  ( q )  a r e  p a r t ­
i c u l a r l y  r e l e v e n t .  I t  i s  w o r t h  n o t i n g ,  a s  s h o w n  i n  T a b l e  1 ,  t h a t  a l l  t h e  g u i d e ­
l i n e s  c a n  b e  u s e f u l  d u r i n g  d e v e l o p m e n t  a n d  t h a t  t h e  m a j o r i t y  a r e  a l s o  a d v a n t a g e o u s  
i n  t h e  p o s t  d e v e l o p m e n t  s t a g e s ,  w h e n  p r o d u c t i o n  t e s t  a n d  f i e l d  s e r v i c i n g  a c t i v i t i e s  
a r e  b e i n g  u n d e r t a k e n .
TABLE 1 -  A p p l i c a t i o n s  o f  D e s i g n  G u i d e l i n e s
Design
Guideline
Functional
Development
System
Development
Post
Development
a X X X
b x
c X X
d X
e X X
f X X
g X X
h X X X
i X X
j X X X
k X X
1 X X
m X X X
n X X X
o X X X
P X X X
q X X X
DISCUSSION
A s d i g i t a l  s i g n a l  p r o c e s s i n g  s y s t e m s  e v o l v e  w i t h  e v e r  i n c r e a s i n g  c o m p l e x i t y ,  u s i n g  
c o m p o n e n t s  o f  h i g h e r  s c a l e s  o f  i n t e g r a t i o n  a n d .  g r e a t e r  s p e e d  c a p a b i l i t i e s ,  t h e  d e v ­
e l o p m e n t  o f  t h e  s y s t e m s ,  f o r  r e a l  t i m e  o p e r a t i o n ,  c a n  b e c o m e  m o r e  a n d  m o r e  c o m p l i ­
c a t e d .  H o w e v e r ,  i f  d e v e l o p m e n t  s t r a t e g i e s  a r e  f o r m u l a t e d  a t  a n  e a r l y  s t a g e  d u r i n g  
d e s i g n ,  p o s s i b l e  p r o b l e m s  c a n  o f t e n  b e  p r e d i c t e d  a n d  a v e r t e d ,  r e s u l t i n g  i n  s a v i n g s  
i n  d e v e l o p m e n t  t i m e  a n d  e f f o r t .
U n f o r t u n a t e l y ,  i t  f r e q u e n t l y  h a p p e n s  t h a t  d e v e l o p m e n t  p r o c e d u r e s  a r e  n o t  g i v e n  s u f ­
f i c i e n t  p r i o r i t y  a n d  t h i s  i s  p a r t i c u l a r l y  t r u e  i f  t h e  i n i t i a l  d e v e l o p m e n t  i s  e x p e c t ­
e d  t o  b e  p e r f o r m e d  b y  t h e  s y s t e m  d e s i g n  p e r s o n n e l .  I t  i s  s u g g e s t e d  b y  t h e  a u t h o r ,  
h o w e v e r ,  t h a t  e v e n  i n  t h e s e  c i r c u m s t a n c e s  t h e  p o t e n t i a l  a d v a n t a g e s  t o  b e  d e r i v e d ,  
f r o m  a  w e l l  p l a n n e d  a n d  d o c u m e n t e d  d e v e l o p m e n t  p r o c e d u r e ,  m o r e  t h a n  j u s t i f y  t h e  
c o s t s  i n c u r r e d .  P e r h a p s  t h e  r e q u i r e m e n t  f o r  d e t e r m i n i n g  a  d e v e l o p m e n t  s t r a t e g y  
s h o u l d  b e  i n c l u d e d  a s  p a r t  o f  t h e  s y s t e m s  s p e c i f i c a t i o n .
T h e  a c t  o f  g e n e r a t i n g  a  d e v e l o p m e n t  p r o c e d u r e  c a n  h i g h l i g h t  a s p e c t s  o f  t h e  s y s t e m  
w h i c h  w o u l d  p r o v e  d i f f i c u l t  t o  c h e c k  o u t  u n l e s s  s p e c i f i c  d i a g n o s t i c  f a c i l i t i e s  h a d  
b e e n  d e s i g n e d  i n t o  t h e  s y s t e m .  T h e s e  f a c i l i t i e s  a r e  n o r m a l l y  f a r  e a s i e r  t o  i n t r o ­
d u c e  a t  t h e  d e s i g n  s t a g e  t h a n  t o  i n c o r p o r a t e  l a t e r .  T h e  d e v e l o p m e n t  p r o c e d u r e s  m a y
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a l s o  f o r m  t h e  b a s i s  f o r  p r o d u c t i o n  t e s t i n g  a n d  m a i n t e n a n c e ,  a s  s h o w n  i n  F i g u r e  2 .
T h e  e c o n o m i c  b e n e f i t s  o f  h a v i n g  a  d e f i n i t e  d e v e l o p m e n t  s t r a t e g y  a n d  t h e  i n c l u s i o n  
o f  b u i l t  i n  d i a g n o s t i c  a i d s  w i l l  u s u a l l y  p r o p a g a t e  t h r o u g h o u t  t h e  l i f e  o f  a  s y s t e m  
g i v i n g  r i s e  t o  e f f i c i e n t  p r o d u c t i o n  t e s t  p r o g r a i r a n e s ,  v e r y  c o s t  e f f e c t i v e  s e r v i c i n g  
p r o c e d u r e s  a n d  a  s i g n i f i c a n t  r e d u c t i o n  i n  t h e  t o t a l  l i f e  c y c l e  c o s t .
A B B R E V IA T IO N S  USED
ADC = A n a l o g u e  t o  D i g i t a l  C o n v e r t e r
CMOS = C o m p l e m e n t a r y  M e t a l  O x i d e  S e m i c o n d u c t o r
DAC = D i g i t a l  t o  A n a l o g u e  C o n v e r t e r
E C L = E m i t t e r  C o u p l e d  L o g i c
I C = I n t e g r a t e d  C i r c u i t
M S I = M e d i u m  S c a l e  I n t e g r a t i o n
L S I = L a r g e  S c a l e  I n t e g r a t i o n
S S I = S m a l l  S c a l e  I n t e g r a t i o n
T T L = T r a n s i s t o r - T r a n s i s t o r  L o g i c
V L S I ts V e r y  L a r g e  S c a l e  I n t e g r a t i o n
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F i g u r e  1 D i g i t a l  S i g n a l  P r o c e s s i n g  S y s t e m  .
Production TestingTesting Procedures
Servicing Procedures
Specification
System Development
Detailed Design
Field Servicing
Development Strategy
Development Procedures
F i g u r e  2 P l a n n e d  D e v e l o p m e n t  c a n  R e d u c e  
S y s t e m  L i f e  C y c l e  C o s t
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A D D E N D U M
It seems that at least one professional 
the impact that the process of design 
complex systems.
The following announcement appeared 
publication, Electronics Engineer:
The IEE is to produce a guide 
for industry on the design and. 
achievement of testability in 
engineering products and 
designs. The guide, due to be 
published in 1986, will provide 
a detailed reference for all 
those concerned with the 
design and testing of complex 
systems.
The cost of testing, in some 
cases, can' now account for 
over 30% of the total life cost of 
a product. Incorporating test 
procedures at the design stage 
can result in better quality 
products, improved reliability
organisation is showing concern about 
has on the total life cycle cost of
in the September 1985 issue of the
and lower costs.
The IEE guide will cover a 
wide range of electrical and 
e le c tro n ic  e n g in e er in g  
products and applications. It 
will be aimed primarily at 
designers but will also be of 
value to users, either when 
commissioning designs or 
when maintaining existing 
products.
As a consequence of parts of the work described in this thesis, the Author 
has been invited by the IEE to be a member of the Consultative Committee 
dealing with the production of the design guide.
